- 您現(xiàn)在的位置：買賣IC網 > PDF目錄371797 > HDMP-0452 Quad Port Bypass Circuit with CDR for Fibre Channel Arbitrated Loops PDF資料下載
參數(shù)資料
| 型號： | HDMP-0452 |
| 英文描述： | Quad Port Bypass Circuit with CDR for Fibre Channel Arbitrated Loops |
| 中文描述： | 四端口旁路電路與光纖通道仲裁環(huán)路的CDR |
| 文件頁數(shù)： | 10/12頁 |
| 文件大?。?/td> | 273K |
| 代理商： | HDMP-0452 |
10
Figure 8. O-LVTTL and I-LVTTL simplified circuit schematic.
Figure 9. HS_OUT and HS_IN simplified circuit schematic.
V
BB
1.4 V
GND
V
CC
ESD
PROTECTION
GND
V
CC
O_LVTTL
I_LVTTL
GND
ESD
PROTECTION
V
CC
V
CC
HS_OUT
0.01 μF
0.01 μF
V
CC
HS
GND
ESD
PROTECTION
TO_NODE[n]–
TO_NODE[n]+
GND
FM_NODE[n]+
FM_NODE[n]–
ESD
PROTECTION
+
–
+
–
HS_IN
2*Z0 = 150
V
CC
GND
GND
V
CC
NOTE:
FM_NODE[n] INPUTS SHOULD NEVER BE CONNECTED TO GROUND AS PERMANENT DAMAGE TO THE DEVICE MAY RESULT.
Z0 = 75
Z0 = 75
75
相關PDF資料 |
PDF描述 |
|---|---|
| HDMP-0552 | AGILENT HDMP-0552 QUAD PORT BYPASS CIRCUIT WITH CDR AND DATA VALID DETECTION |
| HDMP-1637A | Gigabit Ethernet Serialize/Deserialize (SerDes) with Differential PECL Clock Inputs(帶差分PECL時鐘輸入的千兆位以太網串行器/解串行器) |
| HDMP-1638 | Gigabit Ethernet Transceiver Chip with Dual Serial I/O and Differential PECL Clock Inputs(帶雙路串行I/O和差分PECL時鐘輸入的千兆位以太網收發(fā)器) |
| HDMP-2689 | Quad 2.125/1.0625 GBd Fibre Channel General Purpose SerDes |
| HDMP1526 | Optoelectronic |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HDMP-0480 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Octal Cell Port Bypass Circuit without Clock and Data Recovery |
| HDMP-0482 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Octal Cell Port Bypass Circuit with CDR and Data Valid Detection |
| HDMP-0552 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:AGILENT HDMP-0552 QUAD PORT BYPASS CIRCUIT WITH CDR AND DATA VALID DETECTION |
| HDMP1000 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Optoelectronic |
| HDMP-1002 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Receiver |
發(fā)布緊急采購，3分鐘左右您將得到回復。