- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄371797 > HDMP-0452 Quad Port Bypass Circuit with CDR for Fibre Channel Arbitrated Loops PDF資料下載
參數(shù)資料
| 型號(hào)： | HDMP-0452 |
| 英文描述： | Quad Port Bypass Circuit with CDR for Fibre Channel Arbitrated Loops |
| 中文描述： | 四端口旁路電路與光纖通道仲裁環(huán)路的CDR |
| 文件頁(yè)數(shù)： | 11/12頁(yè) |
| 文件大?。?/td> | 273K |
| 代理商： | HDMP-0452 |
11
E1
E
PIN #1
D1
D
b
c
L
A2
A1
e
0.25
GAUGE
PLANE
HDMP-0452
TOP VIEW
A
E1/D1
E/D
A2
L
b
c
e
HDMP-0452
10.00
13.20
2.00
0.88
0.35
0.23
0.80
TOLERANCE
± 0.10 ± 0.20
+ 0.10/
– 0.05
+ 0.15/
– 0.10
MAX.
± 0.05 BASIC
PART NUMBER
SEATING
PLANE
ALL DIMENSIONS ARE IN MILLIMETERS
A1
0.25
± 0.25
A
2.45
MAX.
Mechanical Dimensions
Package Information
Item
Package Material
Lead Finish Material
Lead Finish Thickness
Lead Skew
Lead Coplanarity
(Seating Plane)
Details
Plastic
85% Tin, 15% Lead
200-800 micro-inches
0.33 mm max.
0.10 mm max.
Figure 10. HDMP-0452 package drawing.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HDMP-0552 | AGILENT HDMP-0552 QUAD PORT BYPASS CIRCUIT WITH CDR AND DATA VALID DETECTION |
| HDMP-1637A | Gigabit Ethernet Serialize/Deserialize (SerDes) with Differential PECL Clock Inputs(帶差分PECL時(shí)鐘輸入的千兆位以太網(wǎng)串行器/解串行器) |
| HDMP-1638 | Gigabit Ethernet Transceiver Chip with Dual Serial I/O and Differential PECL Clock Inputs(帶雙路串行I/O和差分PECL時(shí)鐘輸入的千兆位以太網(wǎng)收發(fā)器) |
| HDMP-2689 | Quad 2.125/1.0625 GBd Fibre Channel General Purpose SerDes |
| HDMP1526 | Optoelectronic |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HDMP-0480 | 制造商:AGILENT 制造商全稱(chēng):AGILENT 功能描述:Octal Cell Port Bypass Circuit without Clock and Data Recovery |
| HDMP-0482 | 制造商:AGILENT 制造商全稱(chēng):AGILENT 功能描述:Octal Cell Port Bypass Circuit with CDR and Data Valid Detection |
| HDMP-0552 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:AGILENT HDMP-0552 QUAD PORT BYPASS CIRCUIT WITH CDR AND DATA VALID DETECTION |
| HDMP1000 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Optoelectronic |
| HDMP-1002 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Receiver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。