參數(shù)資料
型號: GS8170S72
廠商: GSI TECHNOLOGY
英文描述: 16Mb(256K x 72Bit)Synchronous SRAM(16M位(256K x 72位)同步靜態(tài)RAM)
中文描述: 16Mb的(256 × 72Bit)同步SRAM(1,600位(256 × 72位)同步靜態(tài)內(nèi)存)
文件頁數(shù): 12/38頁
文件大小: 934K
代理商: GS8170S72
Rev: 1.01 11/2000
Specifications cited are design targets and are subject to change without notice. For latest documentation contact your GSI representative.
12/38
2000, Giga Semiconductor, Inc.
A
Advanced Information
GS8170S18/36/72B-333/300/275/250
Byte Write Control
The Byte Write Enable inputs (B
X
) determine which bytes will be written. All or none may be activated. A Write Cycle with no
Byte Write inputs active is a no-op cycle.
Byte Write Truth Table
Function
W
B
A
X
L
H
H
H
L
H
B
B
X
H
L
H
H
L
H
B
C
X
H
H
L
H
L
H
B
D
X
H
H
H
L
L
H
Read
H
L
L
L
L
L
L
Write Byte A
Write Byte B
Write Byte C
Write Byte D
Write all Bytes
Write Abort/NOP
DD
Read
Write
Read
Write
Read
C
D
F
E
CK
Address
A
B
/E
1
/W
DQ
QA
CQ
Key
QC
Hi-Z
Access
DB
Sigma Double Late Write with Pipelined Read
相關(guān)PDF資料
PDF描述
GS8180D09 2Mb x 9Bit Separate I/O Sigma DDR SRAM(2M x 9位獨立I/O接口雙數(shù)據(jù)速率讀和寫模式靜態(tài)ΣRAM)
GS8180D18 1Mb x 18Bit Separate I/O Sigma DDR SRAM(1M x 18位獨立I/O接口雙數(shù)據(jù)速率讀和寫模式靜態(tài)ΣRAM)
GS8180S36 512K x 36Bit Separate I/O Sigma DDR SRAM(512K x 36位獨立I/O接口雙數(shù)據(jù)速率讀和寫模式靜態(tài)ΣRAM)
GS8180S18 1Mb x 18Bit Separate I/O Sigma DDR SRAM(1M x 18位獨立I/O接口雙數(shù)據(jù)速率讀和寫模式靜態(tài)ΣRAM)
GS8180S09 2Mb x 9Bit Separate I/O Sigma DDR SRAM(2M x 9位獨立I/O接口雙數(shù)據(jù)速率讀和寫模式靜態(tài)ΣRAM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8171DW36AC-300I 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 18MBIT 512KX36 1.8NS 209FBGA - Trays
GS8171DW36AC-350 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 18MBIT 512KX36 1.7NS 209FBGA - Trays
GS8171DW36AC-350I 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 18MBIT 512KX36 1.7NS 209BGA - Trays
GS8171DW36AGC-250 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 18MBIT 512KX36 2.1NS 209FBGA - Trays
GS8171DW36AGC-300 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 18MBIT 512KX36 1.8NS 209FBGA - Trays