參數資料
型號: GS8170S72
廠商: GSI TECHNOLOGY
英文描述: 16Mb(256K x 72Bit)Synchronous SRAM(16M位(256K x 72位)同步靜態(tài)RAM)
中文描述: 16Mb的(256 × 72Bit)同步SRAM(1,600位(256 × 72位)同步靜態(tài)內存)
文件頁數: 11/38頁
文件大?。?/td> 934K
代理商: GS8170S72
Rev: 1.01 11/2000
Specifications cited are design targets and are subject to change without notice. For latest documentation contact your GSI representative.
11/38
2000, Giga Semiconductor, Inc.
A
Advanced Information
GS8170S18/36/72B-333/300/275/250
.
Late Write
In Late Write mode the RAM requires Data In one rising clock edge later than the edge used to load Address and Control. Late
Write protocol has been employed on SRAMs designed for RISC processor L2 cache applications and in Flow Through mode NBT
SRAMs.
Double Late Write
Double Late Write means that Data In is required on the third rising edge of clock. Double Late Write is used to implement
Pipeline mode NBT SRAMs.
Read
Deselect
Write
Key
QD
QA
DC
Read
Read
C
D
E
F
Access
CK
Address
A
XX
/E
1
/W
DQ
CQ
Hi-Z
Sigma Late Write with Pipelined Read
相關PDF資料
PDF描述
GS8180D09 2Mb x 9Bit Separate I/O Sigma DDR SRAM(2M x 9位獨立I/O接口雙數據速率讀和寫模式靜態(tài)ΣRAM)
GS8180D18 1Mb x 18Bit Separate I/O Sigma DDR SRAM(1M x 18位獨立I/O接口雙數據速率讀和寫模式靜態(tài)ΣRAM)
GS8180S36 512K x 36Bit Separate I/O Sigma DDR SRAM(512K x 36位獨立I/O接口雙數據速率讀和寫模式靜態(tài)ΣRAM)
GS8180S18 1Mb x 18Bit Separate I/O Sigma DDR SRAM(1M x 18位獨立I/O接口雙數據速率讀和寫模式靜態(tài)ΣRAM)
GS8180S09 2Mb x 9Bit Separate I/O Sigma DDR SRAM(2M x 9位獨立I/O接口雙數據速率讀和寫模式靜態(tài)ΣRAM)
相關代理商/技術參數
參數描述
GS8171DW36AC-300I 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 18MBIT 512KX36 1.8NS 209FBGA - Trays
GS8171DW36AC-350 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 18MBIT 512KX36 1.7NS 209FBGA - Trays
GS8171DW36AC-350I 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 18MBIT 512KX36 1.7NS 209BGA - Trays
GS8171DW36AGC-250 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 18MBIT 512KX36 2.1NS 209FBGA - Trays
GS8171DW36AGC-300 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 18MBIT 512KX36 1.8NS 209FBGA - Trays