參數(shù)資料
型號(hào)： DS32512N+
廠商： Maxim Integrated Products
文件頁數(shù)： 75/130頁
文件大?。?/td> 0K
描述： IC LIU DS3/E3/STS-1 12P 484-BGA
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 30
類型： 線路接口裝置（LIU）
規(guī)程： DS3
電源電壓： 3.135 V ~ 3.465 V
安裝類型： 表面貼裝
封裝/外殼： 484-BGA
供應(yīng)商設(shè)備封裝： 484-BGA（23x23）
包裝： 管件
DS32506/DS32508/DS32512
49 of 130
9. REGISTER MAPS AND DESCRIPTIONS
9.1 Overview
When a microprocessor interface is enabled (IFSEL[2:0]
≠ 000), the registers described in this section are
accessible. The overall memory map is shown in Table 9-1. The DS32512 register map covers the address range
of 000 to 7FFh. On the DS32508, writes in the address space for LIUs 9 through 12 are ignored, and reads from
these addresses return 00h. On the DS32506, address line A[10] is not present, and writes into the address space
for LIU 7 are ignored, and reads from these addresses return 00h. The address LSB A[0] is used to address the
upper and lower bytes of a register in 8-bit mode, and to swap the upper and lower bytes in 16-bit mode.
In each register, bit 15 is the MSB and bit 0 is the LSB. Register addresses not listed and bits marked “—“ are
reserved and must be written with 0 and ignored when read. Writing other values to these registers may put the
device in a factory test mode resulting in undefined operation. Bits labeled “0” or “1” must be written with that value
for proper operation. Register fields with underlined names are read-only fields; writes to these fields have no
effect. All other fields are read-write. Register fields are described in detail in the register descriptions in Sections
9.1.1 Status Bits
The device has two types of status bits. Real-time status bits are read-only and indicate the state of a signal at the
time it is read. Latched status bit are set when the associated event occurs and remain set until cleared. Once
cleared, a latched status bit is not set again until the associated event recurs (goes away and comes back). A
latched-on-change bit is a latched status bit that is set when the event occurs and when it goes away. A latched
status bit can be cleared using either a clear-on-read or clear-on-write method (see Section 8.8.5). For clear-on-
read, all latched status bits in a latched status register are cleared when the register is read. In 16-bit mode, all 16
latched status bits are cleared. In 8-bit mode, only the eight bits read are cleared. For clear-on-write, a latched bit in
a latched status register is cleared when a logic 1 is written to that bit. For example, writing FFFFh to a 16-bit
latched status register clears all latched status bits in the register, whereas writing 0001h only clears bit 0 of the
register. When set, some latched status bits can cause an interrupt request if enabled to do so by corresponding
interrupt enable bits.
9.1.2 Configuration Fields
Configuration fields are read-write. During reset, each configuration field reverts to the default value shown in the
register definition. Configuration register bits marked “—“ are reserved and must be written with 0. Configuration
registers and bits can be written to and read from during a data path reset, however, all changes to these bits are
ignored during the data path reset. As a result, all bits requiring a zero-to-one transition to initiate an action must
have the transition occur after the data path reset has been removed. See Section 8.11 for more information about
resets and data path resets.
9.1.3 Counters
All counters stop counting at their maximum count. A counter register is updated by asserting (low to high
transition) the performance monitoring update signal (PMU). During a counter register update, the performance
monitoring status signal (PMS) is deasserted. A counter register update consists of loading the counter register
with the current count, resetting the counter, resetting the zero count status indication, and then asserting PMS. No
events are missed during an update. See Section 8.7.4 for more information about performance monitor register
updates.
相關(guān)PDF資料
PDF描述
DS3254N+ IC LIU DS3/E3/STS-1 144-CSBGA
DS33M33N+ IC MAPPER ETHERNET 256CSBGA
DS33R11+CJ2 IC ETH TXRX T1/E1/J1 256-BGA
DS33R41+ IC TXRX ETHERNET MAP 400-BGA
DS33W11DK+ IC MAPPING ETHERNET 256-CSBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS32512N# 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 12-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS32512N+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 12-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS32512NA2 制造商:Maxim Integrated Products 功能描述:DS32512 X12 DS3/E3 LIU REVA2 IND - Rail/Tube
DS32512NW 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS32512W 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*