- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1915 > DS32512N+ (Maxim Integrated Products)IC LIU DS3/E3/STS-1 12P 484-BGA PDF資料下載
參數(shù)資料
| 型號： | DS32512N+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 68/130頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU DS3/E3/STS-1 12P 484-BGA |
| 產品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 30 |
| 類型： | 線路接口裝置（LIU） |
| 規(guī)程： | DS3 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 484-BGA |
| 供應商設備封裝： | 484-BGA（23x23） |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁當前第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁
DS32506/DS32508/DS32512
42 of 130
8.7.3 General-Purpose I/O Pins
When a microprocessor interface is enabled (IFSEL
≠ 000), there are two general-purpose I/O (GPIO) pins
available per port, each of which can be used as a general-purpose input, general-purpose output, or loss-of-signal
output. In addition, GPIOB1, GPIOB2, and GPIOB3 can be used as a global I/O signal. The GPIO pins are
independently configurable using the GPIOynS fields of the GLOBAL.GIOACR and GLOBAL.GIOBCR registers
(see Table 8-15). When a GPIO pin is configured as an input, its value can be read from the GLOBAL.GIOARR or
GLOBAL.GIOBRR registers. When a GPIO pins is configured as a loss-of-signal status output, its state mimics the
state of the LINE.RSR:LOS status bit. When a port is powered down and a GPIO pin has been programmed as an
associated loss-of-signal output, the pin is held low. Programming a GPIO pin as a global signal overrides the I/O
settings specified by the GPIOynS field for that pin and configures the pin as an input or an output as shown in
Table 8-14. GPIO Pin Global Signal Assignments
GLOBAL SIGNAL
PIN
FUNCTION
CONTROL BIT
GPIOAn
None
—
GPIOB1
Global PMU input
GLOBAL.CR1.GPM[1:0]
GPIOB2
Global TMEI input
GLOBAL.CR1.MEIMS
GPIOB3
1SREF output
GLOBAL.CR1.G1SROE
GPIOBk
None
—
Note:
n = 1 to 12, k = 4 to 12.
Table 8-15. GPIO Pin Control
GPIOynS[1:0]
FUNCTION
00
Input
01
Output LOS status for port n
10
Output logic 0
11
Output logic 1
Note:
n = 1 to 12, y = A or B.
8.7.4 Performance Monitor Register Update
Each performance monitor counter can count at least one second of events before saturating at the maximum
count. Each counter has an associated status bit that is set when the counter value is not zero, a latched status bit
that is set when the counter value changes from zero to one, and a latched status bit that is set each time the
counter is incremented.
There is a holding register for each performance monitor counter that is updated when a performance monitoring
update is performed. A performance monitoring update causes the counter value to be loaded into the holding
register and the counter to be cleared. If a counter increment occurs at the exact same time as the counter reset,
the counter is loaded with a value of one, and the “counter is non-zero” latched status bit is set.
The performance monitor update (PMU) signal initiates a performance monitoring update. The PMU signal can be
sourced from a general-purpose I/O pin (GPIOB1), the internal one-second reference, a global register bit
(GLOBAL.CR1:GPMU), or a port register bit (PORT.CR1:PMU). Note: The BERT PMU can be sourced from a
block level register bit (BERT.CR:LPMU). To use GPIOB1, GLOBAL.CR1.GPM[1:0] is set to 01, the appropriate
PORT.CR1:PMUM bits are set to 1, and the appropriate BERT.CR:PMUM bits are set to 1. To use the internal one-
second reference, GLOBAL.CR1:GPM[1:0] is set to 1X, the appropriate PORT.CR1:PMUM bits are set to 1, and
the appropriate BERT.CR:PMUM bits are set to 1. To use the global PMU register bit, GLOBAL.CR1:GPM[1:0] is
set to 00, the appropriate PORT.CR1:PMUM bits are set to 1, and the appropriate BERT.CR:PMUM bits are set to
1. To use the port PMU register bit, the associated PORT.CR1:PMUM bit is set to 0, and the appropriate
BERT.CR:PMUM bits are set to 1. To use the BERT.CR:LPMU register bit, the appropriate BERT.CR:PMUM bit is
set to 0.
When using the global or port PMU register bits, the PMU bit should be set to initiate the process and cleared when
the associated PMS status bit (GLOBAL.SR:GPMS or PORT.SR:PMS) is set. When using the GPIO pin or internal
one-second reference, the PMS bit is set shortly after the signal goes high, and cleared shortly after the signal
相關PDF資料 |
PDF描述 |
|---|---|
| DS3254N+ | IC LIU DS3/E3/STS-1 144-CSBGA |
| DS33M33N+ | IC MAPPER ETHERNET 256CSBGA |
| DS33R11+CJ2 | IC ETH TXRX T1/E1/J1 256-BGA |
| DS33R41+ | IC TXRX ETHERNET MAP 400-BGA |
| DS33W11DK+ | IC MAPPING ETHERNET 256-CSBGA |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DS32512N# | 功能描述:網(wǎng)絡控制器與處理器 IC 12-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS32512N+ | 功能描述:網(wǎng)絡控制器與處理器 IC 12-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS32512NA2 | 制造商:Maxim Integrated Products 功能描述:DS32512 X12 DS3/E3 LIU REVA2 IND - Rail/Tube |
| DS32512NW | 功能描述:網(wǎng)絡控制器與處理器 IC RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS32512W | 功能描述:網(wǎng)絡控制器與處理器 IC RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。