- 您現在的位置：買賣IC網 > PDF目錄97869 > DS3131 (MAXIM INTEGRATED PRODUCTS INC) SPECIALTY TELECOM CIRCUIT, PBGA256 PDF資料下載
參數資料
| 型號： | DS3131 |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | Telecom IC:Other |
| 英文描述： | SPECIALTY TELECOM CIRCUIT, PBGA256 |
| 封裝： | 27 X 27 MM, PLASTIC, BGA-256 |
| 文件頁數： | 153/174頁 |
| 文件大?。?/td> | 1261K |
| 代理商： | DS3131 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁當前第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁
DS3131
8 of 174
The FIFO transfers data from the HDLC engines into the FIFO and checks to see if the FIFO has filled to
beyond the programmable high watermark. If it has, the FIFO signals to the DMA that data is ready to be
burst read from the FIFO to the PCI bus. The FIFO block controls the DMA block and it tells the DMA
when to transfer data from the FIFO to the PCI bus. Since the DS3131 can handle multiple HDLC
channels, it is possible that at any one time, several HDLC channels may need to have data transferred
from the FIFO to the PCI bus. The FIFO determines which HDLC channel the DMA handles next
through a host configurable algorithm, which allows the selection to be either round robin or priority,
decoded (with HDLC channel 1 getting the highest priority). Depending on the application, the selection
of this algorithm can be quite important. The DS3131 cannot control when it is granted PCI bus access
and, if bus access is restricted, then the host may wish to prioritize which HDLC channels get top
priority access to the PCI bus when it is granted to the DS3131.
When the DMA transfers data from the FIFO to the PCI bus, it burst reads all available data in the FIFO
(even if the FIFO contains multiple HDLC packets) and tries to empty the FIFO. If an incoming HDLC
packet is not large enough to fill the FIFO to the high watermark, then the FIFO does not wait for more
data to enter. It signals the DMA that an end-of-frame (EOF) was detected and that data is ready to be
transferred from the FIFO to the PCI bus.
In the transmit path, a very similar process occurs. As soon as an HDLC channel is enabled, the HDLC
(Layer 2) engines begin requesting data from the FIFO. Like the receive side, the 40 ports are priority
decoded with port 0 (HDLC channel #1) getting the highest priority. Therefore, if multiple ports are
requesting packet data, the FIFO first satisfies the requirements on all the enabled HDLC channels in the
lower numbered ports before moving to the higher numbered ports. Again, there is no potential data loss
as long as the transmit throughput maximum of 132Mbps is not exceeded. When the FIFO detects that an
HDLC engine needs data, it then transfers the data from the FIFO to the HDLC engines. If the FIFO
detects it is below the low watermark, it checks with the DMA to see if there is any data available for
that HDLC channel. The DMA knows if any data is available because the host on the PCI bus has
informed it of such through the pending-queue descriptor. When the DMA detects that data is available,
it informs the FIFO, which then decides which HDLC channel gets the highest priority to the DMA to
transfer data from the PCI bus into the FIFO. Again, since the DS3131 can handle multiple HDLC
channels, it is possible that at any one time, several HDLC channels may need the DMA to burst data
from the PCI bus into the FIFO. The FIFO determines which HDLC channel the DMA handles next
through a host-configurable algorithm, which allows the selection to be either round robin or priority
decoded (with HDLC channel 1 getting the highest priority).
When the DMA begins burst-writing data into the FIFO, it tries to completely fill the FIFO with HDLC
packet data even if it that means writing multiple packets. Once the FIFO detects that the DMA has filled
it to beyond the low watermark (or an EOF is reached), the FIFO begins transferring data to the HDLC
controller.
One of the DS3131’s unique attributes is the DMA’s structure. The DMA maintains maximum
flexibility, yet reduces the number of bus cycles required to transfer packet data. The DMA uses a
flexible scatter/gather technique, which allows that packet data to be placed anywhere within the 32-bit
address space. The user has the option on the receive side of two different buffer sizes, which are called
“l(fā)arge” and “small” but that can be set to any size up to 8191 Bytes. The user can choose to store the
incoming data in the large buffers, in the small buffers, or in the small buffers first, filling the large
buffers as needed. The varying buffer storage options allow the user to make the best use of available
memory and balance the trade-off between latency and bus utilization.
相關PDF資料 |
PDF描述 |
|---|---|
| DS3134 | DATACOM, FRAMER, PBGA256 |
| DS3150QN | DATACOM, PCM TRANSCEIVER, PQCC28 |
| DS3150Q | DATACOM, PCM TRANSCEIVER, PQCC28 |
| DS3150TN | DATACOM, PCM TRANSCEIVER, PDIP48 |
| DS3150T | DATACOM, PCM TRANSCEIVER, PQFP48 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| DS3131DK | 功能描述:通信集成電路 - 若干 RoHS:否 制造商:Maxim Integrated 類型:Transport Devices 封裝 / 箱體:TECSBGA-256 數據速率:100 Mbps 電源電壓-最大:1.89 V, 3.465 V 電源電壓-最小:1.71 V, 3.135 V 電源電流:50 mA, 225 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Tube |
| DS3134 | 功能描述:IC CTRLR HDLC CHATEAU 256-BGA RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| DS-313PIN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog Miscellaneous |
| DS-313-PIN | 功能描述:信號調節(jié) RoHS:否 制造商:EPCOS 產品:Duplexers 頻率:782 MHz, 751 MHz 頻率范圍: 電壓額定值: 帶寬: 阻抗:50 Ohms 端接類型:SMD/SMT 封裝 / 箱體:2.5 mm x 2 mm 工作溫度范圍:- 30 C to + 85 C 封裝:Reel |
| DS31400 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:8-Input, 14-Output, Dual DPLL Timing IC with Sub-ps Output Jitter |
發(fā)布緊急采購，3分鐘左右您將得到回復。