
ASIX ELECTRONICS CORPORATION
3
AX88196BLF
FIGURES
F
IG
- 1 AX88196B B
LOCK
D
IAGRAM
.................................................................................................................................4
F
IG
- 2 AX88196B P
IN
O
UT
D
IAGRAM
...............................................................................................................................5
F
IG
- 3 I
NTERNAL
SRAM
MAP
..........................................................................................................................................12
F
IG
- 4 R
ECEIVE
B
UFFER
R
ING
..........................................................................................................................................16
F
IG
- 5 R
ECEIVE
B
UFFER
R
ING
A
T
I
NITIALIZATION
...........................................................................................................17
F
IG
- 6 TX / RX F
LOW CONTROL
......................................................................................................................................27
F
IG
- 7 EEPROM
CONNECTIONS
.......................................................................................................................................29
F
IG
- 8 PME
AND
IRQ
SIGNAL GENERATION
.....................................................................................................................30
F
IG
- 9 SMI
CONNECTIONS
................................................................................................................................................63
TABLES
T
AB
- 1 L
OCAL
CPU
BUS INTERFACE SIGNALS GROUP
........................................................................................................7
T
AB
- 2 10/100M
BPS
T
WISTED
-P
AIR
I
NTERFACES PINS GROUP
...........................................................................................7
T
AB
- 3 B
UILT
-
IN
PHY LED
INDICATOR PINS GROUP
.........................................................................................................7
T
AB
- 4 EEPROM
BUS INTERFACE SIGNALS GROUP
............................................................................................................7
T
AB
- 5
MISCELLANEOUS PINS GROUP
.................................................................................................................................8
T
AB
- 6 MII
PINS GROUP
.....................................................................................................................................................9
T
AB
- 7 EEPROM
DATA FORMAT EXAMPLE
.....................................................................................................................10
T
AB
- 8 CSR A
DDRESS
M
APPING
.....................................................................................................................................11
T
AB
- 9 L
OCAL
M
EMORY
M
APPING
..................................................................................................................................11
T
AB
- 10 I
NTERNAL
SRAM M
AP
00H ~ 1FH...................................................................................................................11
T
AB
- 11 I
NTERNAL
SRAM M
AP
0400H ~ 040FH...........................................................................................................11
T
AB
- 12 B
YTE
L
ANE
M
APPING
........................................................................................................................................28
T
AB
- 13 P
OWER
M
ANAGEMENT
S
TATUSES
......................................................................................................................29
T
AB
- 14 P
AGE
0
OF
MAC C
ORE
R
EGISTERS
M
APPING
....................................................................................................32
T
AB
- 15 P
AGE
1
OF
MAC C
ORE
R
EGISTERS
M
APPING
....................................................................................................33
T
AB
- 16 P
AGE
2
OF
MAC C
ORE
R
EGISTERS
M
APPING
....................................................................................................34
T
AB
- 17 P
AGE
3
OF
MAC C
ORE
R
EGISTERS
M
APPING
....................................................................................................35
T
AB
- 18 T
HE
E
MBEDDED
PHY R
EGISTERS
......................................................................................................................55
T
AB
- 19 SMI M
ANAGEMENT
F
RAME
F
ORMAT
.................................................................................................................63
T
AB
- 20 MII M
ANAGEMENT
F
RAMES
-
FIELD
D
ESCRIPTION
.............................................................................................63