參數(shù)資料
型號(hào)： AX88196BLF
廠商： ASIX Electronics Corporation
英文描述： Low-pin-count Non-PCI 8/16-bit 10/100M Fast Ethernet Controller with MII Interface
中文描述： 低引腳數(shù)不符合信息產(chǎn)業(yè)部的PCI接口16位產(chǎn)品個(gè)10/100M快速以太網(wǎng)控制器
文件頁(yè)數(shù)： 19/86頁(yè)
文件大?。?/td> 551K
代理商： AX88196BLF
ASIX ELECTRONICS CORPORATION
19
AX88196BLF
4.2.2 Packet Transmission
The Local DMA Read is also used during transmission of a packet. Three registers control the DMA transfer during
transmission, a Transmit Page Start Address Register (TPSR) and the Transmit Byte Count Registers (TBCR0, 1).
When the AX88196B receives a command to transmit the packet pointed to by these registers, buffer memory data
will be moved into the FIFO as required during transmission. The AX88196B Controller will generate and append
the preamble, synch and CRC fields. AX88196B supports options of transmit queue function to enhance transmit
performance.
Original NE2000 Of Transmit Buffer
Options Of Transmit Buffer As A Ring
When active Transmit Buffer
Ring Enable (CR page3 of
offset
0Dh).
AX88196B
remote DMA write operation
will role over from last
transmit page to first transmit
page. Host no need reassign
RSAR0, RSAR1 again to fill
transmit data for first page.
Options Back-To-Back Transmission (TX Command Queue)
TPSR
TBCR
1, 0
TX Page Start Address (0x40)
Transmit buffer
Receive buffer
AX88196B
write default operation is
continue to write next address
even over transmit buffer
area. Host can do whole
memory read / write testing.
And host must handle the
transmit data do not overwrite
receive buffer area when
performing fill transmit data
to transmit buffer.
remote DMA
TX Page Start Address (0x40)
Transmit buffer
Receive buffer
Rx Page Start Register,
PSTART (CR page0, offset
01h)
Rx Page Start Register,
PSTART (CR page0, offset
01h)
TX Command Queue
Push In
Pop Out
When active TX Queue Enable
(offset 1Bh), Host can continue
Writing TXP (bit 2 of CR
register) to push TPSR and
TBCR1, 0 into AX88196B TX
command queue as long as
Transmit buffer has enough
vacancy and CTEPR (offset
1Ch) bit7 is ‘0’(Not full). After
current
packet
completely, MAC TX will pop
out next TPSR and TBCR1, 0
from TX Command Queue
then transmit this packet
following CSMA/CD protocol.
It is recommended to enable
this function to enhance TX
performance.
transmitted
AX88196B will report Current of Transmit End Page
CTEPR (offset 1Ch) when every packet transmits
completed.
Host can understand AX88196B current of transmitting
buffer point by reading CTEPR.
MAC TX
function block
相關(guān)PDF資料
PDF描述
AX88658AB 8-Port 10/100/1000BASE-T Ethernet Switch
AX88772_07 USB to 10/100 Fast Ethernet/HomePNA Controller
AX88772 USB to 10/100 Fast Ethernet/HomePNA Controller
AX88780_07 IC,D/A CONVERTER,MC144110DW, 6-BIT,5-15V,SOIC-20,3-7US SER.
AX88780 High-Performance Non-PCI Single-Chip 32-bit 10/100M Fast Ethernet Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AX88196L 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10/100BASE 3-in-1 Local CPU Bus Fast Ethernet Controller with Embedded SRAM
AX88613 制造商:ASIX 制造商全稱:ASIX 功能描述:ASIX Multi-Port Ethernet Controller
AX88615 制造商:未知廠家 制造商全稱:未知廠家 功能描述:5-Port 10/100BASE Ethernet Switch
AX88615P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:5-Port 10/100BASE Ethernet Switch
AX8863T 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Low-Dropout, 120mA Linear Regulators
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*