參數(shù)資料
型號(hào)： ADUC7021BCPZ62-RL7
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 14/92頁(yè)
文件大?。?/td> 0K
描述： IC MCU 12BIT 1MSPS UART 40-LFCSP
標(biāo)準(zhǔn)包裝： 750
系列： MicroConverter® ADuC7xxx
核心處理器： ARM7
芯體尺寸： 16/32-位
速度： 44MHz
連通性： EBI/EMI，I²C，SPI，UART/USART
外圍設(shè)備： PLA，PWM，PSM，溫度傳感器，WDT
輸入/輸出數(shù)： 13
程序存儲(chǔ)器容量： 64KB（32K x 16）
程序存儲(chǔ)器類型： 閃存
RAM 容量： 2K x 32
電壓 - 電源 (Vcc/Vdd)： 2.7 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 8x12b，D/A 2x12b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 125°C
封裝/外殼： 40-VFQFN 裸露焊盤，CSP
包裝： 帶卷 (TR)
ADuC7019/20/21/22/24/25/26/27/28
Rev. B | Page 21 of 92
Table 11. Pin Function Descriptions (ADuC7024/ADuC7025 64-Lead LFCSP_VQ and 64-Lead LQFP)
Pin No.
Mnemonic
Description
1
ADC4
Single-Ended or Differential Analog Input 4.
2
ADC5
Single-Ended or Differential Analog Input 5.
3
ADC6
Single-Ended or Differential Analog Input 6.
4
ADC7
Single-Ended or Differential Analog Input 7.
5
ADC8
Single-Ended or Differential Analog Input 8.
6
ADC9
Single-Ended or Differential Analog Input 9.
7
GNDREF
Ground Voltage Reference for the ADC. For optimal performance, the analog power supply
should be separated from IOGND and DGND.
8
ADCNEG
Bias Point or Negative Analog Input of the ADC in Pseudo Differential Mode. Must be connected
to the ground of the signal to convert. This bias point must be between 0 V and 1 V.
9
DAC0/ADC12
DAC0 Voltage Output/Single-Ended or Differential Analog Input 12. DAC outputs are not present
on the ADuC7025.
10
DAC1/ADC13
DAC1 Voltage Output/Single-Ended or Differential Analog Input 13. DAC outputs are not present
on the ADuC7025.
11
TMS
JTAG Test Port Input, Test Mode Select. Debug and download access.
12
TDI
JTAG Test Port Input, Test Data In. Debug and download access
13
P4.6/PLAO[14]
General-Purpose Input and Output Port 4.6/Programmable Logic Array Output Element 14.
14
P4.7/PLAO[15]
General-Purpose Input and Output Port 4.7/Programmable Logic Array Output Element 15.
15
BM/P0.0/CMPOUT/PLAI[7]
Multifunction I/O Pin. Boot mode. The ADuC7024/ADuC7025 enter download mode if BM is low at
reset and executes code if BM is pulled high at reset through a 1 k
resistor/General-Purpose Input
and Output Port 0.0/Voltage Comparator Output/Programmable Logic Array Input Element 7.
16
P0.6/T1/MRST/PLAO[3]
Multifunction Pin, Driven Low After Reset. General-Purpose Output Port 0.6/Timer1 Input/Power-
On Reset Output/Programmable Logic Array Output Element 3.
17
TCK
JTAG Test Port Input, Test Clock. Debug and download access.
18
TDO
JTAG Test Port Output, Test Data Out. Debug and download access.
19
IOGND
Ground for GPIO. Typically connected to DGND.
20
IOVDD
3.3 V Supply for GPIO and Input of the On-Chip Voltage Regulator.
21
LVDD
2.6 V Output of the On-Chip Voltage Regulator. This output must be connected to a 0.47 μF
capacitor to DGND only.
22
DGND
Ground for Core Logic.
23
P3.0/PWM0H/PLAI[8]
General-Purpose Input and Output Port 3.0/PWM Phase 0 High-Side Output/Programmable Logic
Array Input Element 8.
24
P3.1/PWM0L/PLAI[9]
General-Purpose Input and Output Port 3.1/PWM Phase 0 Low-Side Output/Programmable Logic
Array Input Element 9.
25
P3.2/PWM1H/PLAI[10]
General-Purpose Input and Output Port 3.2/PWM Phase 1 High-Side Output/Programmable Logic
Array Input Element 10.
26
P3.3/PWM1L/PLAI[11]
General-Purpose Input and Output Port 3.3/PWM Phase 1 Low-Side Output/Programmable Logic
Array Input Element 11.
27
P0.3/TRST/ADCBUSY
General-Purpose Input and Output Port 0.3/JTAG Test Port Input, Test Reset/ADCBUSY Signal Output.
28
RST
Reset Input, Active Low.
29
P3.4/PWM2H/PLAI[12]
General-Purpose Input and Output Port 3.4/PWM Phase 2 High-Side Output/Programmable Logic
Array Input 12.
30
P3.5/PWM2L/PLAI[13]
General-Purpose Input and Output Port 3.5/PWM Phase 2 Low-Side Output/Programmable Logic
Array Input Element 13.
31
IRQ0/P0.4/PWMTRIP/PLAO[1]
Multifunction I/O Pin. External Interrupt Request 0, Active High/General-Purpose Input and
Output Port 0.4/PWM Trip External Input/Programmable Logic Array Output Element 1.
32
IRQ1/P0.5/ADCBUSY/PLAO[2]
Multifunction I/O Pin. External Interrupt Request 1, Active High/General-Purpose Input and
Output Port 0.5/ADCBUSY Signal Output/Programmable Logic Array Output Element 2.
33
P2.0/SPM9/PLAO[5]/CONVSTART
Serial Port Multiplexed. General-Purpose Input and Output Port 2.0/UART/Programmable Logic
Array Output Element 5/Start Conversion Input Signal for ADC.
34
P0.7/ECLK/XCLK/SPM8/PLAO[4]
Serial Port Multiplexed. General-Purpose Input and Output Port 0.7/Output for External Clock
Signal/Input to the Internal Clock Generator Circuits/UART/Programmable Logic Array Output
Element 4.
35
XCLKO
Output from the Crystal Oscillator Inverter.
36
XCLKI
Input to the Crystal Oscillator Inverter and Input to the Internal Clock Generator Circuits.
相關(guān)PDF資料
PDF描述
ADUC7023BCPZ62I-R7 IC MCU 12BIT 62KB FLASH 32LFCSP
ADUC7024BCPZ62 IC MCU FLSH 62K ANLG I/O 64LFCSP
ADUC7032BSTZ-88 IC MCU 96K FLASH DUAL 48LQFP
ADUC7032BSTZ-8V-RL IC BATTERY SENSOR PREC 48-LQFP
ADUC7034BCPZ IC MCU FLASH 32K ANLG IO 48LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC7022 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU
ADUC7022ACP32 制造商:Analog Devices 功能描述:FLASH ARM7+10-CH,12-B ADC IC - Trays
ADUC7022ACPZ32 制造商:Analog Devices 功能描述:MCU 32BIT RISC 32KB FLASH 3.3V 40LFCSP EP - Trays
ADUC7022BCP32 制造商:Analog Devices 功能描述:FLASH ARM7+10-CH,12-B ADC IC - Trays
ADUC7022BCP62 制造商:Analog Devices 功能描述:FLASH ARM7+10-CH,12-B ADC IC - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*