參數(shù)資料
型號: 28F640J5
英文描述: Dual-Slot, PCMCIA Analog Power Controller
中文描述: 28F640J5 -英特爾StrataFlash內(nèi)存技術(shù),32和64兆比特
文件頁數(shù): 49/53頁
文件大?。?/td> 306K
代理商: 28F640J5
E
INTEL
StrataFlash MEMORY TECHNOLOGY, 32 AND 64 MBIT
49
PRELIMINARY
A
IN
A
IN
A
B
C
D
E
F
W15
D
IN
W11
W10
Valid
SRD
D
IN
D
IN
W13
W14
W7
W3
W4
High Z
W2
W9
W16
W12
W6
W1
W5
W8
V
IH
V
IL
ADDRESSES [A]
Disabled (V
IH
)
Enabled (V
IL
)
CE
X
, (WE#) [E(W)]
V
IH
V
IL
OE# [G]
Disabled (V
IH
)
Enabled (V
IL
)
WE#, (CE
) [W(E)]
V
IH
V
IL
DATA [D/Q]
V
OH
V
OL
V
HH
STS [R]
V
IH
V
IL
RP# [P]
V
PENLK
V
IL
V
PEN
[V]
V
PENH
0606_17
NOTES:
CE
X
low is defined as the first edge of CE
0
, CE
1
, or CE
2
that enables the device. CE
X
high is defined at the first edge of CE
0
,
CE
1
, or CE
2
that disables the device (see Table 2, Chip Enable Truth Table.
STS is shown in its default mode (RY/BY#).
1.
V
CC
power-up and standby.
2.
Write block erase, write buffer, or program setup.
3.
Write block erase or write buffer confirm, or valid address and data.
4.
Automated erase delay.
5.
Read status register or query data.
6.
Write Read Array command.
Figure 17. AC Waveform for Write Operations
相關(guān)PDF資料
PDF描述
28LV010RT2DB20 3.3V 1 Megabit (128K x 8-Bit) EEPROM
28LV010 3.3V 1 Megabit (128K x 8-Bit) EEPROM
28LV010RPDB20 3.3V 1 Megabit (128K x 8-Bit) EEPROM
28LV010RPDB25 3.3V 1 Megabit (128K x 8-Bit) EEPROM
28LV010RPDE20 3.3V 1 Megabit (128K x 8-Bit) EEPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
28F640L18 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:StrataFlash Wireless Memory
28F640L30 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1.8 Volt Intel StrataFlash㈢ Wireless Memory with 3.0-Volt I/O (L30)
28F640P3 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Embedded Memory
28F640W30 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1.8 Volt Intel Wireless Flash Memory with 3 Volt I/O and SRAM (W30)
28F650 制造商:Cinch Connectors 功能描述:1 Lug Terminal Strip