- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368958 > 28F640J5 Dual-Slot, PCMCIA Analog Power Controller PDF資料下載
參數(shù)資料
| 型號： | 28F640J5 |
| 英文描述： | Dual-Slot, PCMCIA Analog Power Controller |
| 中文描述： | 28F640J5 -英特爾StrataFlash內(nèi)存技術(shù)，32和64兆比特 |
| 文件頁數(shù)： | 36/53頁 |
| 文件大?。?/td> | 306K |
| 代理商： | 28F640J5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
INTEL
StrataFlash MEMORY TECHNOLOGY, 32 AND 64 MBIT
E
36
PRELIMINARY
Erase Block
Time-Out
w
Start
Read
Status Register
SR.7 =
Erase Flash
Block(s) Complete
0
1
No
Full Status
Check if Desired
Suspend Erase
No
Device Supports
Queuing
Issue Block Queue Erase
Command 28H, Block
Address
Read Extended Status
Register
Is Queue
Available
XSR.7=
Another
Block
Erase
Issue Erase Command 28H
Block Address
Read Extended
Status Register
Write Confirm D0H
Block Address
Another
Block
Erase
Is Queue Full
XSR.7=
0=Yes
1=No
Yes
No
1=Yes
Yes
Issue Single Block Erase
Command 20H, Block
Address
No
0=No
No
Suspend
Erase Loop
Yes
Yes
Write Confirm D0H
Block Address
Set Time-Out
Issue Read
Status Command
Q
(
Bus
Operation
Command
Comments
Write
Erase Block
Data = 28H or 20H
Addr = Block Address
XSR.7 = Valid
Addr = X
Check XSR.7
1 = Erase Queue Avail.
0 = No Erase Queue Avail.
Data = 28H
Addr = Block Address
SR.7 = Valid; SR.6 - 0 = X
With the device enabled,
OE# low updates SR
Addr = X
Check XSR.7
1 = Erase Queue Avail.
0 = No Erase Queue Avail.
Data = D0H
Addr = X
Status register data
With the device enabled,
OE# low updates SR
Addr = X
Check SR.7
1 = WSM Ready
0 = WSM Busy
Read
Standby
Write
Erase Block
Read
Standby
Write (Note 1)
Erase
Confirm
Read
Standby
1. The Erase Confirm byte must follow Erase Setup when
the Erase Queue status (XSR.7) = 0.
Full status check can be done after all erase and write
sequences complete. Write FFH after the last operation to
reset the device to read array mode.
Yes
0606_09
Figure 9. Block Erase Flowchart
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 28LV010RT2DB20 | 3.3V 1 Megabit (128K x 8-Bit) EEPROM |
| 28LV010 | 3.3V 1 Megabit (128K x 8-Bit) EEPROM |
| 28LV010RPDB20 | 3.3V 1 Megabit (128K x 8-Bit) EEPROM |
| 28LV010RPDB25 | 3.3V 1 Megabit (128K x 8-Bit) EEPROM |
| 28LV010RPDE20 | 3.3V 1 Megabit (128K x 8-Bit) EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 28F640L18 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:StrataFlash Wireless Memory |
| 28F640L30 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1.8 Volt Intel StrataFlash㈢ Wireless Memory with 3.0-Volt I/O (L30) |
| 28F640P3 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Embedded Memory |
| 28F640W30 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1.8 Volt Intel Wireless Flash Memory with 3 Volt I/O and SRAM (W30) |
| 28F650 | 制造商:Cinch Connectors 功能描述:1 Lug Terminal Strip |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。