參數(shù)資料
型號(hào): UPD72042
廠商: NEC Corp.
英文描述: LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
中文描述: LSI器件間設(shè)備BusTM(IEBusTM)協(xié)議控制
文件頁數(shù): 53/92頁
文件大?。?/td> 373K
代理商: UPD72042
μ
PD72042
53
Data Sheet S14870EJ1V0DS00
Table 4-9 indicates the SLRC return code issued in broadcast reception when an optional function is set in the
CMR register with DERC = 1.
Table 4-9 SLRC Return Code in Broadcast Reception When the Optional Function Is Set (DERC = 1)
SLRC
Description
1100
1. Meaning
: Broadcast reception error
2. Occurrence condition
: This return code is issued if RBF is not ready for reception
Note
when the
control field is received. In this case, the master address in the communication frame is set as a
broadcast address in DAR2 and DAR1.
3. Microcomputer processing
: A broadcast address can be read from DAR1 and DAR2. However, the
data of DAR1 and DAR2 is updated each time a broadcast reception error occurs. So, ensure that data
is read from DAR1 and DAR2 within the interval indicated below.
Read time:
Approx. 5420
μ
s (mode 0)
Approx. 1490
μ
s (mode 1)
Note
RBF is ready for reception according to the optional function setting in CMR, as described below.
(i)
When MFC = 0
The SLRE flag of the FLG register is 1 (slave reception and broadcast reception only); and
RBF is empty.
(ii) When MFC = 1
The SLRE flag of the FLG register is 1 (slave reception and broadcast reception only); and
RBF has at least 4 bytes of free space.
When RBF is ready for reception, bit 1 of slave status transmitted from the master unit with control bits 0000 or
0110 is set to 0.
相關(guān)PDF資料
PDF描述
UPD72042GT LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
uPD72107GC-3B9 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
UPD72107 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
uPD72107CW LAP-B CONTROLLER(Link Access Procedure Balanced mode)
uPD72107L LAP-B CONTROLLER(Link Access Procedure Balanced mode)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD72042BGT-A 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP Cut Tape
UPD72042GT(A) 制造商:Renesas Electronics Corporation 功能描述:
UPD720902AF5-667-JF2-E3-A 功能描述:IC ADVANCED MEMORY BUFFER D1 RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:* 標(biāo)準(zhǔn)包裝:90 系列:- 應(yīng)用:PCI 至 PCI 橋 接口:PCI 電源電壓:3 V ~ 3.6 V 封裝/外殼:257-LFBGA 供應(yīng)商設(shè)備封裝:257-BGA MICROSTAR(16x16) 包裝:托盤 安裝類型:表面貼裝 產(chǎn)品目錄頁面:882 (CN2011-ZH PDF) 其它名稱:296-19316
UPD72255YF1-GA5-A 制造商:Renesas Electronics Corporation 功能描述:
UPD7225G 制造商:Panasonic Industrial Company 功能描述:IC