- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383983 > UPD72042 (NEC Corp.) LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL PDF資料下載
參數(shù)資料
| 型號(hào)： | UPD72042 |
| 廠商： | NEC Corp. |
| 英文描述： | LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL |
| 中文描述： | LSI器件間設(shè)備BusTM（IEBusTM）協(xié)議控制 |
| 文件頁(yè)數(shù)： | 20/92頁(yè) |
| 文件大小： | 373K |
| 代理商： | UPD72042 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)
μ
PD72042
20
Data Sheet S14870EJ1V0DS00
(3) Reading a lock address (control bits: 4H, 5H)
When a lock address read operation (4H, 5H) is specified, the address (12 bits) of the master unit that
issued the lock instruction is read in one-byte form, as shown below.
Fig. 2-3 Lock Address Format
(4) Locking and unlocking (control bits: Locking (3H, AH, BH), unlocking (6H))
The lock function is used to enable the transfer a message using more than one communication frame.
When locked, a unit cannot receive data from other than the unit that requested the lock.
Locking and unlocking are performed as follows:
1
Locking
The master unit can lock the slave unit by specifying the lock with the corresponding control bits (3H, AH,
BH). In this case, when the transmission or reception of acknowledge bit 0 for the data-length field has been
completed, but the communication frame is then terminated before transmission or reception of as many data
bytes as are specified by the data-length bits is completed, the slave unit is locked. At this time, the bit
indicating the lock status (bit 2) in the slave status byte is set to 1.
2
Unlocking
The master unit can unlock a locked slave unit when the control bits specify locking (3H, AH, or BH) or
unlocking (6H). The slave unit is unlocked once as many data bytes as are specified by the data-length bits
have been transmitted or received within one communication frame. At this time, the bit indicating the lock
status (bit 2) in the slave status byte is reset to 0.
For broadcast, locking or unlocking is not performed.
Caution When a locked unit is to be unlocked by the unit itself, hardware reset or software reset must
be performed. (The lock status can be checked by referring to the contents of the LOR2 register.)
MSB
LSB
Control bits : 4H
Control bits : 5H
Low-order 8 bits
Undefined
High-order 4 bits
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD72042GT | LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL |
| uPD72107GC-3B9 | LAP-B CONTROLLER(Link Access Procedure Balanced mode) |
| UPD72107 | LAP-B CONTROLLER(Link Access Procedure Balanced mode) |
| uPD72107CW | LAP-B CONTROLLER(Link Access Procedure Balanced mode) |
| uPD72107L | LAP-B CONTROLLER(Link Access Procedure Balanced mode) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD72042BGT-A | 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP Cut Tape |
| UPD72042GT(A) | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD720902AF5-667-JF2-E3-A | 功能描述:IC ADVANCED MEMORY BUFFER D1 RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:* 標(biāo)準(zhǔn)包裝:90 系列:- 應(yīng)用:PCI 至 PCI 橋 接口:PCI 電源電壓:3 V ~ 3.6 V 封裝/外殼:257-LFBGA 供應(yīng)商設(shè)備封裝:257-BGA MICROSTAR（16x16） 包裝:托盤 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:882 (CN2011-ZH PDF) 其它名稱:296-19316 |
| UPD72255YF1-GA5-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD7225G | 制造商:Panasonic Industrial Company 功能描述:IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。