參數(shù)資料
型號: UPD72042GT
廠商: NEC Corp.
英文描述: LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
中文描述: LSI器件間設備BusTM(IEBusTM)協(xié)議控制
文件頁數(shù): 1/92頁
文件大小: 373K
代理商: UPD72042GT
2000
DATA SHEET
LSI DEVICES FOR Inter Equipment Bus
TM
(IEBus
TM
)
PROTOCOL CONTROL
MOS INTEGRATED CIRCUIT
μ
PD72042
The
μ
PD72042 is a microcomputer peripheral LSI device for IEBus protocol control.
The
μ
PD72042 performs all the processing required for layers 1 and 2 of the IEBus. The devices incorporate large
transmission and reception buffers, allowing the microcomputer to perform IEBus operations without interruption.
They also contain an IEBus driver and receiver, allowing them to directly connected to the bus directly.
FEATURES
Control of layers 1 and 2 of the IEBus protocol
Support of a multi-master scheme
Broadcast function
Two communication modes having different
transmission speeds can be selected.
Microcomputer interface
Three-/two-wire serial I/O,
Transfer starting with MSB
Program crashes can be detected by means of a
watchdog timer.
Low power consumption (standby mode):
50
μ
A (max)
Oscillator frequency (f
X
): 6 MHz
frequency accuracy:
±
1.5%
Operating voltage: 5 V
±
10%
Document No. S14870EJ1V0DS00 (1st edition)
Date Published June 2000 N CP(N)
Printed in Japan
G
G
Built-in IEBus driver and receiver
G
G
Transmission and reception buffers
Transmission buffer
Reception buffer
: 33 bytes, FIFO
: 40 bytes, FIFO (capable of
holding more than one frame
of reception data.)
ORDERING INFORMATION
Part number
Package
μ
PD72042GT
16-pin plastic SOP (9.53 mm (375))
Transmission speed
Mode 0
Approx. 3.9 Kbps
Mode 1
Approx. 17 Kbps
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for availability
and additional information.
相關PDF資料
PDF描述
uPD72107GC-3B9 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
UPD72107 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
uPD72107CW LAP-B CONTROLLER(Link Access Procedure Balanced mode)
uPD72107L LAP-B CONTROLLER(Link Access Procedure Balanced mode)
UPD75008 4-BIT SINGLE-CHIP MICROCOMPUTER
相關代理商/技術參數(shù)
參數(shù)描述
UPD72042GT(A) 制造商:Renesas Electronics Corporation 功能描述:
UPD720902AF5-667-JF2-E3-A 功能描述:IC ADVANCED MEMORY BUFFER D1 RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:* 標準包裝:90 系列:- 應用:PCI 至 PCI 橋 接口:PCI 電源電壓:3 V ~ 3.6 V 封裝/外殼:257-LFBGA 供應商設備封裝:257-BGA MICROSTAR(16x16) 包裝:托盤 安裝類型:表面貼裝 產(chǎn)品目錄頁面:882 (CN2011-ZH PDF) 其它名稱:296-19316
UPD72255YF1-GA5-A 制造商:Renesas Electronics Corporation 功能描述:
UPD7225G 制造商:Panasonic Industrial Company 功能描述:IC
UPD7225GB-3B7(A) 制造商:Renesas Electronics Corporation 功能描述: