參數(shù)資料
型號(hào): UPD72042GT
廠商: NEC Corp.
英文描述: LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
中文描述: LSI器件間設(shè)備BusTM(IEBusTM)協(xié)議控制
文件頁(yè)數(shù): 36/92頁(yè)
文件大?。?/td> 373K
代理商: UPD72042GT
μ
PD72042
36
Data Sheet S14870EJ1V0DS00
MCR
Address
Read/write
When reset : Undefined (the pre-
vious data is held)
: 0110B (6H)
: Write
Master communication register
The MCR register is used to set a master communication condition.
Set MCR while the value of MARQ of the FLG register is 0 (while master communication is not requested).
[Broadcast bit]
This bit is used to select broadcast or separate communication.
Bit 7 = 0: Broadcast
Bit 7 = 1: Separate communication
[Number of arbitrations]
(Number of retries)
This field is used to set the maximum number of retry operations to be performed if arbitration is lost in master
communication. The
μ
PD72042 automatically retries communication as many times as the number set in this field.
b7
Broadcast bit
b6
Number of arbitrations
b4
b3
b0
Control bits
MCR
b6
b5
b4
Number of retries
0
0
0
0
0
0
1
1
0
1
0
2
0
1
1
3
1
0
0
4
1
0
1
5
1
1
0
6
1
1
1
7
相關(guān)PDF資料
PDF描述
uPD72107GC-3B9 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
UPD72107 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
uPD72107CW LAP-B CONTROLLER(Link Access Procedure Balanced mode)
uPD72107L LAP-B CONTROLLER(Link Access Procedure Balanced mode)
UPD75008 4-BIT SINGLE-CHIP MICROCOMPUTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD72042GT(A) 制造商:Renesas Electronics Corporation 功能描述:
UPD720902AF5-667-JF2-E3-A 功能描述:IC ADVANCED MEMORY BUFFER D1 RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:* 標(biāo)準(zhǔn)包裝:90 系列:- 應(yīng)用:PCI 至 PCI 橋 接口:PCI 電源電壓:3 V ~ 3.6 V 封裝/外殼:257-LFBGA 供應(yīng)商設(shè)備封裝:257-BGA MICROSTAR(16x16) 包裝:托盤 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:882 (CN2011-ZH PDF) 其它名稱:296-19316
UPD72255YF1-GA5-A 制造商:Renesas Electronics Corporation 功能描述:
UPD7225G 制造商:Panasonic Industrial Company 功能描述:IC
UPD7225GB-3B7(A) 制造商:Renesas Electronics Corporation 功能描述: