參數(shù)資料
型號: UPD72042GT
廠商: NEC Corp.
英文描述: LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
中文描述: LSI器件間設(shè)備BusTM(IEBusTM)協(xié)議控制
文件頁數(shù): 32/92頁
文件大小: 373K
代理商: UPD72042GT
μ
PD72042
32
Data Sheet S14870EJ1V0DS00
CMR
Address
Read/write
When reset : 00000000B
: 0001B (1H)
: Write
Command register
CMR is a one-byte write register used to set a command for communication control, transmission/reception buffer
control, or optional function setting.
When data is set in CMR from the microcomputer, CEX of the FLG register is set to 1. When the
μ
PD72042
processes the data set in CMR, CEX is set to 0.
After the microcomputer checks that CEX of the FLG register is set to 0, new data can be set in CMR.
The following describes the data that is set in CMR.
(1) When bit 7 (MSB) of CMR is 0
[LOCK]
: Lock state setting command
1 : The value representing the lock state (0001 for locked or 0000 for not-locked) and lock address are output
to LOR1 and LOR2. Note, however, that when 0000 (not-locked) is output, any lock address value is ignored.
0 : The contents of LOR1 and LOR2 remain as is.
[BUFC]
: Transmission/reception buffer control command
00 : The transmission and reception buffers remain as is.
01 : The transmission buffer (TBF) is cleared.
10 : The reception buffer (RBF) is cleared.
11 : The data of the previous (latest) communication frame to be stored in the reception buffer (RBF) is
cleared
Note 1
.
[COMC]
: Communication control command
0000: Communication operation remains as is.
0001: The locked state is cancelled.
1000: Master communication is requested
Note 2
.
1001: Master communication is requested, with the previous master transmission state held
Note 3
.
1010: Master communication is aborted.
1011: Slave data transmission is requested
Note 4
.
1100: Slave data transmission is requested, with the previous slave data transmission state held
Note 5
.
1101: Slave data transmission is aborted.
1111: Slave reception and broadcast reception are disabled.
Notes 1.
If the microcomputer has already read the data for the previous (latest) communication frame from RBF,
or optional function setting in CMR is selected and MFC = 0, clear RBF with BUFC = 10.
b7
0
b6
LOCK
b5
BUFC
b4
b3
b0
COMC
CMR
相關(guān)PDF資料
PDF描述
uPD72107GC-3B9 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
UPD72107 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
uPD72107CW LAP-B CONTROLLER(Link Access Procedure Balanced mode)
uPD72107L LAP-B CONTROLLER(Link Access Procedure Balanced mode)
UPD75008 4-BIT SINGLE-CHIP MICROCOMPUTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD72042GT(A) 制造商:Renesas Electronics Corporation 功能描述:
UPD720902AF5-667-JF2-E3-A 功能描述:IC ADVANCED MEMORY BUFFER D1 RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:* 標準包裝:90 系列:- 應(yīng)用:PCI 至 PCI 橋 接口:PCI 電源電壓:3 V ~ 3.6 V 封裝/外殼:257-LFBGA 供應(yīng)商設(shè)備封裝:257-BGA MICROSTAR(16x16) 包裝:托盤 安裝類型:表面貼裝 產(chǎn)品目錄頁面:882 (CN2011-ZH PDF) 其它名稱:296-19316
UPD72255YF1-GA5-A 制造商:Renesas Electronics Corporation 功能描述:
UPD7225G 制造商:Panasonic Industrial Company 功能描述:IC
UPD7225GB-3B7(A) 制造商:Renesas Electronics Corporation 功能描述: