參數資料
型號: UPD72042GT
廠商: NEC Corp.
英文描述: LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
中文描述: LSI器件間設備BusTM(IEBusTM)協議控制
文件頁數: 50/92頁
文件大?。?/td> 373K
代理商: UPD72042GT
μ
PD72042
50
Data Sheet S14870EJ1V0DS00
[SLRC]
SLRC indicates the communication status for slave data transmission, slave reception, or broadcast reception.
(a) Slave data transmission
Slave data transmission is performed when the microcomputer makes the setting described below.
Slave data transmission setting
In COMC of the CMR register, a command (1011 or 1100) for requesting slave data transmission is set
from the microcomputer.
Table 4-6 SLRC Return Codes in Slave Data Transmission
SLRC
Description
0000
1. Meaning
: Slave data transmission has been started.
2. Occurrence condition
: This return code is issued when the control bits (0011 or 0111) requesting data
transmission are received from the master unit.
0001
1. Meaning
: Slave transmission data is not available.
2. Occurrence condition
: This return code is issued when the next transmission data is not set in TBF
during slave data transmission.
3. Microcomputer processing
: If data consisting of one or more bytes is not set in TBF within the time
below, transmission may be terminated prior to its completion.
Transmission data setting time
: Approx. 1570
μ
s (mode 0)
Approx. 390
μ
s (mode 1)
0010
1. Meaning
: Slave data transmission was terminated normally.
2. Occurrence condition
: This return code is issued when as much data as the amount specified in the
data-length field has been transmitted normally. In this case, the STRQ flag of the FLG register
changes from 1 to 0.
0011
1. Meaning
: Slave data transmission was aborted.
2. Occurrence condition
: This return code is issued when communication is terminated prior to the
transmission of as much data as the amount specified in the data-length field in a communication frame.
In this case, the STRQ flag of the FLG register changes from 1 to 0.
相關PDF資料
PDF描述
uPD72107GC-3B9 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
UPD72107 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
uPD72107CW LAP-B CONTROLLER(Link Access Procedure Balanced mode)
uPD72107L LAP-B CONTROLLER(Link Access Procedure Balanced mode)
UPD75008 4-BIT SINGLE-CHIP MICROCOMPUTER
相關代理商/技術參數
參數描述
UPD72042GT(A) 制造商:Renesas Electronics Corporation 功能描述:
UPD720902AF5-667-JF2-E3-A 功能描述:IC ADVANCED MEMORY BUFFER D1 RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:* 標準包裝:90 系列:- 應用:PCI 至 PCI 橋 接口:PCI 電源電壓:3 V ~ 3.6 V 封裝/外殼:257-LFBGA 供應商設備封裝:257-BGA MICROSTAR(16x16) 包裝:托盤 安裝類型:表面貼裝 產品目錄頁面:882 (CN2011-ZH PDF) 其它名稱:296-19316
UPD72255YF1-GA5-A 制造商:Renesas Electronics Corporation 功能描述:
UPD7225G 制造商:Panasonic Industrial Company 功能描述:IC
UPD7225GB-3B7(A) 制造商:Renesas Electronics Corporation 功能描述: