- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383983 > UPD72042 (NEC Corp.) LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL PDF資料下載
參數(shù)資料
| 型號： | UPD72042 |
| 廠商： | NEC Corp. |
| 英文描述： | LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL |
| 中文描述： | LSI器件間設(shè)備BusTM（IEBusTM）協(xié)議控制 |
| 文件頁數(shù)： | 13/92頁 |
| 文件大小： | 373K |
| 代理商： | UPD72042 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
μ
PD72042
13
Data Sheet S14870EJ1V0DS00
(2) Master address field
The master address field is used to transmit the local unit address (master address) to other units.
The master address field consists of master address bits and a parity bit.
A master address consists of 12 bits. It is output starting with the MSB.
When more than one unit starts transmitting the same broadcast bit value at the same time, arbitration
determination is performed by the master address field.
Each time a unit transmits one bit of the master address field, the unit compares its output data with the data
on the bus. If the comparison indicates that the master address output by the unit differs from the data on the
bus, the unit determines that it has lost an arbitration. The unit stops transmission, and readies itself for reception.
The IEBus is organized by wired AND. When arbitration is performed between units (arbitration masters), the
unit having the smallest master address value wins the arbitration.
After the 12-bit master address has been output, only one unit is finally determined as being the master unit,
such that that unit remains in the transmission state.
Next, the master unit outputs a parity bit
Note
to post the master address to other units. Then, the master unit
proceeds to the slave address field.
Note
Even parity is used. When the number of 1’s in the master address bits is odd, the parity bit is set to 1.
(3) Slave address field
The slave address field is used to transmit the address (slave address) of a unit (slave unit) with which the master
unit wants to communicate.
The slave address field consists of slave address bits, a parity bit, and an acknowledge bit.
A slave address consists of 12 bits. It is output starting with the MSB. After a 12-bit slave address has been
transmitted, a parity bit is output to prevent the slave address from being received incorrectly. Then, the master
unit attempts to detect the acknowledge signal from a slave unit to confirm that the slave unit exists on the bus.
When the acknowledge signal is detected, the master unit outputs a control field. Note, however, that when
performing broadcast, the master unit outputs the control field without attempting to detect the acknowledge bit.
The slave unit outputs an acknowledge signal when the slave unit recognizes a match between the slave unit’s
address and the slave address transmitted by the master unit match, and that both the master address and slave
address have even parity. If the slave unit detects odd parity, it does not recognize the addresses as matching,
so does not output an acknowledge signal. In this case, the master unit is placed in the standby (monitor) state,
and communication terminates.
For broadcast, the slave address is used to distinguish between group broadcast or general broadcast, as follows:
When the slave address is FFFH
When the slave address is other than FFFH
:
:
General broadcast
Group broadcast
Remark
For group broadcast, the number of a target group is indicated by the high-order 4 bits of the slave
address.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD72042GT | LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL |
| uPD72107GC-3B9 | LAP-B CONTROLLER(Link Access Procedure Balanced mode) |
| UPD72107 | LAP-B CONTROLLER(Link Access Procedure Balanced mode) |
| uPD72107CW | LAP-B CONTROLLER(Link Access Procedure Balanced mode) |
| uPD72107L | LAP-B CONTROLLER(Link Access Procedure Balanced mode) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD72042BGT-A | 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP Cut Tape |
| UPD72042GT(A) | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD720902AF5-667-JF2-E3-A | 功能描述:IC ADVANCED MEMORY BUFFER D1 RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:* 標準包裝:90 系列:- 應(yīng)用:PCI 至 PCI 橋 接口:PCI 電源電壓:3 V ~ 3.6 V 封裝/外殼:257-LFBGA 供應(yīng)商設(shè)備封裝:257-BGA MICROSTAR（16x16） 包裝:托盤 安裝類型:表面貼裝 產(chǎn)品目錄頁面:882 (CN2011-ZH PDF) 其它名稱:296-19316 |
| UPD72255YF1-GA5-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD7225G | 制造商:Panasonic Industrial Company 功能描述:IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。