參數(shù)資料
型號(hào)： UPD72042
廠商： NEC Corp.
英文描述： LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
中文描述： LSI器件間設(shè)備BusTM（IEBusTM）協(xié)議控制
文件頁(yè)數(shù)： 12/92頁(yè)
文件大小： 373K
代理商： UPD72042
μ
PD72042
12
Data Sheet S14870EJ1V0DS00
Fig. 2-1 Transmission Signal Format
P : Parity bit (1 bit)
A : Acknowledge bit (1 bit)
When A = 0: ACK
When A = 1: NAK
N : Number of data bytes
Remark
For broadcast, the value of the acknowledge bit is ignored.
(1) Header
The header consists of a start bit and a broadcast bit. These are explained below.
1
Start bit
The start bit is a signal used to notify the other units of the beginning of data transmission.
Before a unit starts data transmission, it outputs a low-level signal (start bit) for a specified duration, then
outputs the broadcast bit.
When the unit attempts to output the start bit, another unit may have already output the start bit. In such
a case, the unit does not output the start bit, and instead waits for the other unit to stop outputting the start
bit. Then, synchronized with the completion of start bit output by the other unit, the unit starts output of the
broadcast bit.
All units, except that unit which started the transmission, detect the start bit and become ready for reception.
2
Broadcast bit
The broadcast bit is used to distinguish between broadcast and ordinary communication.
If the broadcast bit is 0, broadcast is indicated. If the broadcast bit is 1, ordinary communication is indicated.
There are two types of broadcast: group broadcast and general broadcast. These types are distinguished
by the slave address. (For details of the slave address, see
(3)
.)
For broadcast, more than one slave unit can exist as an associated communication station. Therefore, the
acknowledge bits for the master address field and subsequent fields are not returned.
When more than one unit starts sending a communication frame at the same time, broadcast takes
precedence over ordinary communication and wins arbitration.
Field name
Number of bits
Header
1
1
Master
address field
12
1
Slave
address field
12
1
1
Control field
4
1
1
Data-length
field
8
1
1
Data field
8
1
1
8
1
1
Start
bit
Broad-
cast
bit
Master
address
P
Slave
address
P
A Control
bits
P
A
Data-
length
bits
P
A
Data
bits
P
A
Data
bits
P
A
Transmission
time
Mode 0
Mode 1
Approx. 7330
Approx. 2090
Approx. 1590
×
N
Approx. 410
×
N
μ
s
μ
s
μ
s
μ
s
相關(guān)PDF資料
PDF描述
UPD72042GT LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
uPD72107GC-3B9 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
UPD72107 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
uPD72107CW LAP-B CONTROLLER(Link Access Procedure Balanced mode)
uPD72107L LAP-B CONTROLLER(Link Access Procedure Balanced mode)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD72042BGT-A 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP Cut Tape
UPD72042GT(A) 制造商:Renesas Electronics Corporation 功能描述:
UPD720902AF5-667-JF2-E3-A 功能描述:IC ADVANCED MEMORY BUFFER D1 RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:* 標(biāo)準(zhǔn)包裝:90 系列:- 應(yīng)用:PCI 至 PCI 橋 接口:PCI 電源電壓:3 V ~ 3.6 V 封裝/外殼:257-LFBGA 供應(yīng)商設(shè)備封裝:257-BGA MICROSTAR（16x16） 包裝:托盤 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:882 (CN2011-ZH PDF) 其它名稱:296-19316
UPD72255YF1-GA5-A 制造商:Renesas Electronics Corporation 功能描述:
UPD7225G 制造商:Panasonic Industrial Company 功能描述:IC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*