- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383983 > UPD72042 (NEC Corp.) LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL PDF資料下載
參數(shù)資料
| 型號： | UPD72042 |
| 廠商： | NEC Corp. |
| 英文描述： | LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL |
| 中文描述： | LSI器件間設(shè)備BusTM（IEBusTM）協(xié)議控制 |
| 文件頁數(shù)： | 18/92頁 |
| 文件大小： | 373K |
| 代理商： | UPD72042 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
μ
PD72042
18
Data Sheet S14870EJ1V0DS00
Table 2-3 Meanings of the Control Bits
Bit 3
Note 1
Bit 2
Bit 1
Bit 0
Function
Note 2
0H
0
0
0
0
Read slave status (SSR)
1H
0
0
0
1
Undefined
2H
0
0
1
0
Undefined
3H
0
0
1
1
Read data and locking
4H
0
1
0
0
Read lock address (low-order 8 bits)
5H
0
1
0
1
Read lock address (high-order 4 bits)
6H
0
1
1
0
Read slave status (SSR) and unlocking
7H
0
1
1
1
Read data
8H
1
0
0
0
Undefined
9H
1
0
0
1
Undefined
AH
1
0
1
0
Write command and locking
BH
1
0
1
1
Write data and locking
CH
1
1
0
0
Undefined
DH
1
1
0
1
Undefined
EH
1
1
1
0
Write command
FH
1
1
1
1
Write data
Notes 1.
The transfer direction of the data-length bits of the subsequent data-length field and data in the data
field changes according to the value of bit 3 (MSB).
When bit 3 is 1: Transfer from the master unit to the slave unit
When bit 3 is 0: Transfer from the slave unit to the master unit
2.
The values of control bits 3H, 6H, AH, and BH specify locking and unlocking. When an undefined value,
1H, 2H, 8H, 9H, CH, or DH, is transmitted, no acknowledge signal is returned.
Once a unit has been locked by a master unit, the locked unit rejects the control bits received from other than the
master unit that requested the lock, unless the value of the control bits is one of the values listed in Table 2-4. Then,
the unit does not output the acknowledge bit.
Table 2-4 Control Field Acceptable to a Locked Slave Unit
Bit 3
Bit 2
Bit 1
Bit 0
Function
0H
0
0
0
0
Read slave status
4H
0
1
0
0
Read lock address (low-order 8 bits)
5H
0
1
0
1
Read lock address (high-order 4 bits)
(1) Reading the slave status (SSR) (control bits: 0H, 6H)
A master unit can read the slave status (0H, 6H) to determine why the slave unit did not return the acknowledge
bit (ACK).
The slave status is determined from the result of the communication last performed by the slave unit.
All slave units can provide slave status information.
Table 2-5 lists the slave status meanings.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD72042GT | LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL |
| uPD72107GC-3B9 | LAP-B CONTROLLER(Link Access Procedure Balanced mode) |
| UPD72107 | LAP-B CONTROLLER(Link Access Procedure Balanced mode) |
| uPD72107CW | LAP-B CONTROLLER(Link Access Procedure Balanced mode) |
| uPD72107L | LAP-B CONTROLLER(Link Access Procedure Balanced mode) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD72042BGT-A | 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP Cut Tape |
| UPD72042GT(A) | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD720902AF5-667-JF2-E3-A | 功能描述:IC ADVANCED MEMORY BUFFER D1 RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:* 標(biāo)準(zhǔn)包裝:90 系列:- 應(yīng)用:PCI 至 PCI 橋 接口:PCI 電源電壓:3 V ~ 3.6 V 封裝/外殼:257-LFBGA 供應(yīng)商設(shè)備封裝:257-BGA MICROSTAR（16x16） 包裝:托盤 安裝類型:表面貼裝 產(chǎn)品目錄頁面:882 (CN2011-ZH PDF) 其它名稱:296-19316 |
| UPD72255YF1-GA5-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD7225G | 制造商:Panasonic Industrial Company 功能描述:IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。