- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98303 > TSC2302IRGZRG4 (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQCC48 PDF資料下載
參數(shù)資料
| 型號： | TSC2302IRGZRG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQCC48 |
| 封裝： | GREEN, PLASTIC, VQFN-48 |
| 文件頁數(shù)： | 21/85頁 |
| 文件大?。?/td> | 1483K |
| 代理商： | TSC2302IRGZRG4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
www.ti.com
TSC2302
SLAS394 – JULY 2003
Bits [3:2] — DL1, DL0
Reference Power-Up Delay. When the internal reference is powered up, a finite amount of time is required for
the reference to settle. If measurements are made before the reference has settled, these measurements are in
error. These bits allow for a delay time for measurements to be made after the reference powers up, thereby
assuring that the reference has settled. Longer delays are necessary depending upon the capacitance present at
the VREFIN pin (see Typical Curves). The delays are shown in Table 13. The default state for these bits is 00,
selecting a 0 microsecond delay. These bits are the same whether reading or writing.
Table 13. Reference Power-Up Delay Settings.
DL1
DL0
DELAY TIME
0
0 s (default)
0
1
100 s
1
0
500 s
1
1000 s
Bit 1 —PDN
Reference Power Down. If a 1 is written to this bit, the internal reference are powered down between
conversions. If this bit is a zero, the internal reference is powered at all times. The default state is to power down
the internal reference, so this bit will be a 1. This bit is the same whether reading or writing.
Table 14. PDN Bit Operation
PDN
VALUE
DESCRIPTION
0
Internal reference is powered at all times
1
Internal reference is powered down between conversions. (default)
Note that the PDN bit, in concert with the INT bit, creates a few possibilities for reference behavior. These are
detailed in Table 15.
Table 15. Reference Behavior Possibilities
INT
PDN
REFERENCE BEHAVIOR
0
External reference used, internal reference powered down.
0
1
External reference used, internal reference powered down.
1
0
Internal reference used, always powered up
1
Internal reference used, powers up during conversions and then powers down.
Bit 0 — RFV
Reference Voltage Control. This bit selects the internal reference voltage, either 1.2 V or 2.5 V. The default value
is 1.2 V. This bit is the same whether reading or writing.
Table 16. RFV Bit Operation
RFV
VALUE
DESCRIPTION
0
1.2-V reference voltage (default)
1
2.5-V reference voltage
28
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSDC4872IJT | 1 W, 1 CHANNEL, AUDIO AMPLIFIER, PBGA8 |
| TS4872IJT | 1 W, 1 CHANNEL, AUDIO AMPLIFIER, PBGA8 |
| TSH103ID | 3 CHANNEL, VIDEO AMPLIFIER, PDSO8 |
| TSH103IDT | 3 CHANNEL, VIDEO AMPLIFIER, PDSO8 |
| TSH120ICT | SPECIALTY CONSUMER CIRCUIT, PDSO6 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSC2303IZQZ | 制造商:Texas Instruments 功能描述: |
| TSC2303IZQZR | 制造商:Texas Instruments 功能描述: |
| TSC236 | 制造商:TSC 制造商全稱:Taiwan Semiconductor Company, Ltd 功能描述:High Voltage NPN Transistor |
| TSC236CIC0 | 制造商:TSC 制造商全稱:Taiwan Semiconductor Company, Ltd 功能描述:High Voltage NPN Transistor |
| TSC236CZ C0 | 功能描述:兩極晶體管 - BJT High voltage NPN Transistor RoHS:否 制造商:STMicroelectronics 配置: 晶體管極性:PNP 集電極—基極電壓 VCBO: 集電極—發(fā)射極最大電壓 VCEO:- 40 V 發(fā)射極 - 基極電壓 VEBO:- 6 V 集電極—射極飽和電壓: 最大直流電集電極電流: 增益帶寬產(chǎn)品fT: 直流集電極/Base Gain hfe Min:100 A 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PowerFLAT 2 x 2 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。