- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98303 > TSC2302IRGZRG4 (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQCC48 PDF資料下載
參數(shù)資料
| 型號： | TSC2302IRGZRG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQCC48 |
| 封裝： | GREEN, PLASTIC, VQFN-48 |
| 文件頁數(shù)： | 19/85頁 |
| 文件大小： | 1483K |
| 代理商： | TSC2302IRGZRG4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
www.ti.com
TSC2302
SLAS394 – JULY 2003
Bits[7:6] — AV1, AV0
Converter Averaging Control. These two bits (see Table 8) allow you to specify the number of averages the
converter performs. Note that when averaging is used, the STS/STP bit and the DAV output indicates that the
converter is busy until all conversions necessary for the averaging are complete. The default state for these bits
is 00, selecting no averaging. These bits are the same whether reading or writing.
Table 8. ADC Conversion Averaging Control
AV1
AV0
FUNCTION
0
None (one conversion) (default)
0
1
4 data averages
1
0
8 data averages
1
16 data averages
Bits[5:4] — CL1, CL0
Conversion Clock Control. These two bits specify the internal clock rate which the ADC uses when performing a
conversion. See Table 9. These bits are the same whether reading or writing.
Table 9. ADC Conversion Clock Control
CL1
CL0
FUNCTION
0
8-MHz internal clock rate - 8-bit resolution only (default)
0
1
4-MHz internal clock rate - 8- or 10-bit resolution only
1
0
2-MHz internal clock rate
1
1-MHz internal clock rate
Bits [3:1] — PV2 - PV0
Panel Voltage Stabilization Time Control. These bits allow the user to specify a delay time from when a driver is
turned on to the time sampling begins and a conversion is started. In self-controlled mode, when a pen touch is
detected, the part first turns on a driver, waits a programmed delay time set by PV2-PV0, and then begins
sampling and A/D conversion. See Table 10 for settings of these bits. The default state is 000, indicating a 0s
stabilization time. These bits are the same whether reading or writing.
Table 10. Panel Voltage Stabilization Time Control
PV2
PV1
PV0
STABILIZATION TIME
0
0 s (default)
0
1
100 s
0
1
0
500 s
0
1
1 ms
1
0
5 ms
1
0
1
10 ms
1
0
50 ms
1
100 ms
Bit 0
This bit is reserved. When read, it always reads as a zero.
26
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSDC4872IJT | 1 W, 1 CHANNEL, AUDIO AMPLIFIER, PBGA8 |
| TS4872IJT | 1 W, 1 CHANNEL, AUDIO AMPLIFIER, PBGA8 |
| TSH103ID | 3 CHANNEL, VIDEO AMPLIFIER, PDSO8 |
| TSH103IDT | 3 CHANNEL, VIDEO AMPLIFIER, PDSO8 |
| TSH120ICT | SPECIALTY CONSUMER CIRCUIT, PDSO6 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSC2303IZQZ | 制造商:Texas Instruments 功能描述: |
| TSC2303IZQZR | 制造商:Texas Instruments 功能描述: |
| TSC236 | 制造商:TSC 制造商全稱:Taiwan Semiconductor Company, Ltd 功能描述:High Voltage NPN Transistor |
| TSC236CIC0 | 制造商:TSC 制造商全稱:Taiwan Semiconductor Company, Ltd 功能描述:High Voltage NPN Transistor |
| TSC236CZ C0 | 功能描述:兩極晶體管 - BJT High voltage NPN Transistor RoHS:否 制造商:STMicroelectronics 配置: 晶體管極性:PNP 集電極—基極電壓 VCBO: 集電極—發(fā)射極最大電壓 VCEO:- 40 V 發(fā)射極 - 基極電壓 VEBO:- 6 V 集電極—射極飽和電壓: 最大直流電集電極電流: 增益帶寬產(chǎn)品fT: 直流集電極/Base Gain hfe Min:100 A 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PowerFLAT 2 x 2 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。