- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384021 > TMS320C6727B_07 (Texas Instruments, Inc.) Floating-Point Digital Signal Processors PDF資料下載
參數(shù)資料
| 型號(hào)： | TMS320C6727B_07 |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | Floating-Point Digital Signal Processors |
| 中文描述： | 浮點(diǎn)數(shù)字信號(hào)處理器 |
| 文件頁(yè)數(shù)： | 41/116頁(yè) |
| 文件大?。?/td> | 999K |
| 代理商： | TMS320C6727B_07 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)當(dāng)前第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
www.ti.com
TMS320C6727B, TMS320C6726B, TMS320C6722B, TMS320C6720
Floating-Point Digital Signal Processors
SPRS370C–SEPTEMBER 2006–REVISED OCTOBER 2007
The dMAX controller comprises:
Event and interrupt processing registers
Event encoder
High-priority event Parameter RAM (PaRAM)
Low-priority event Parameter RAM (PaRAM)
Address-generation hardware for High-Priority Events – MAX0 (HiMAX)
Address-generation hardware for Low-Priority Events – MAX1 (LoMAX)
The TMS320C672x Peripheral Bus Structure can be described logically as a Crossbar Switch with five
master ports and five slave ports. When accessing the slave ports, the MAX0 (HiMAX) module is always
given the highest priority followed by the MAX1 (LoMAX) module. In other words, in case several masters
(including MAX0 and MAX1) attempt to access same slave port concurrently, the MAX0 will be given the
highest priority followed by MAX1.
Event signals are connected to bits of the dMAX Event Register (DER), and the bits in the DER reflect the
current state of the event signals. An event is defined as a transition of the event signal. The dMAX Event
Flag Register (DEFR) can be programmed, individually for each event signal, to capture either low-to-high
or high-to-low transitions of the bits in the DER (event polarity is individually programmable).
An event is a synchronization signal that can be used: 1) to either trigger dMAX to start a transfer, or 2) to
generate an interrupt to the CPU. All the events are sorted into two groups: low-priority event group and
high-priority event group.
The High-Priority Data Movement Accelerator MAX0 (HiMAX) module is dedicated to serving requests
coming from the high-priority event group. The Low-Priority Data Movement Accelerator MAX1 (LoMAX)
module is dedicated to serving requests coming from the low-priority event group.
Each PaRAM contains two sections: the event entry table section and the transfer entry table section. An
event entry describes an event type and associates the event to either one of transfer types or to an
interrupt. In case an event entry associates the event to one of the transfer types, the event entry will
contain a pointer to the specific transfer entry in the transfer entry table. The transfer table may contain up
to eight transfer entries. A transfer entry specifies details required by the dMAX controller to perform the
transfer. In case an event entry associates the event to an interrupt, the event entry specifies which
interrupt should be generated to the CPU in case the event arrives.
Prior to enabling events and triggering a transfer, the event entry and transfer entry must be configured.
The event entry must specify: type of transfer, transfer details (type of synchronization, reload, element
size, etc.), and should include a pointer to the transfer entry. The transfer entry must specify: source,
destination, counts, and indexes. If an event is sorted in the high-priority event group, the event entry and
transfer entry must be specified in the high-priority Parameter RAM. If an event is sorted in the low-priority
event group, the event entry and transfer entry must be specified in the low-priority parameter RAM.
The dMAX Event Flag Register (DEFR) captures up to 31 separate events; therefore, it is possible for
events to occur simultaneously on the dMAX event inputs. In such cases, the event encoder resolves the
order of processing. This mechanism sorts simultaneous events and sets the priority of the events. The
dMAX controller can simultaneously process one event from each priority group. Therefore, the two
highest-priority events (one from each group) can be processed at the same time.
An event-triggered dMAX transfer allows the submission of transfer requests to occur automatically based
on system events, without any intervention by the CPU. The dMAX also includes support for CPU-initiated
transfers for added control and robustness, and they can be used to start memory-to-memory transfers.
To generate an event to the dMAX controller the CPU must create a transition on one of the bits from the
dMAX Event Trigger (DETR) Register, which are mapped to the DER register.
Submit Documentation Feedback
Peripheral and Electrical Specifications
41
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMS320DM355_07 | Digital Media System-on-Chip (DMSoC) |
| TMS320DM6446_07 | Digital Media System-on-Chip |
| TMS320F2801X | Digital Signal Processors |
| TMS320F2809_07 | Digital Signal Processors |
| TMS320F28335_1 | Variable Capacitance Diode for TV Tuner VHF Tuning; Ratings VR (V): 32; Characteristics n: 12.0 min; Characteristics rs (ohm) max: 0.85; Characteristics C (pF) max: C2 = 32.2 to 37.5 C25 = 2.57 to 3.0; Characteristics CVR/CVR: 2/25; Cl: 2.777; Package: UFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMS320C6727BGDH275 | 制造商:Texas Instruments 功能描述:DSP FLOATING PT 32BIT/64BIT 275MHZ 2200MIPS 256BGA - Trays |
| TMS320C6727BGDH300 | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC Floating-Point DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| TMS320C6727BGDH350 | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC Floating-Point DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| TMS320C6727BZDH250 | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC Floating-Pt Dig RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| TMS320C6727BZDH275 | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC Floating-Point DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。