參數(shù)資料
型號(hào)： T7689
廠(chǎng)商： Lineage Power
英文描述： 5.0 V T1 Quad Line Interface(5.0 V T1四線(xiàn)接口)
中文描述： 5.0V的T1四線(xiàn)接口（5.0V的T1四線(xiàn)接口）
文件頁(yè)數(shù)： 6/38頁(yè)
文件大?。?/td> 548K
代理商： T7689
Data Sheet
May 1998
T7689 5.0 V T1 Quad Line Interface
6
Lucent Technologies Inc.
11
GND
D
1
P
Ground Reference for Digital Circuitry
.
41
GND
D
2
61
GND
D
3
91
GND
D
4
12
V
DDD
1
P
Power Supply for Digital Circuitry
. The T7689 device requires a 5 V
±
5%
power supply on these pins.
40
V
DDD
2
62
V
DDD
3
90
V
DDD
4
13
RND1/BPV1
O
Receive Negative Data.
When in dual-rail (DUAL = 1: register 5, bit 4) clock
recovery mode (CDR = 1: register 5, bit 0), this signal is the receive negative
NRZ output data to the terminal equipment. When in data slicing mode
(CDR = 0), this signal is the raw sliced negative output data of the front end.
Bipolar Violation.
When in single-rail (DUAL = 0: register 5, bit 4) clock
recovery mode (CDR = 1: register 5, bit 0), and CODE = 1 (register 5, bit 3),
this signal is asserted high to indicate the occurrence of a code violation in
the receive data stream. If CODE = 0, this signal is asserted to indicate the
occurrence of a bipolar violation in the receive data system.
39
RND2/BPV2
63
RND3/BPV3
89
RND4/BPV4
14
RPD1/
RDATA1
O
Receive Positive Data.
When in dual-rail (DUAL = 1: register 5, bit 4) clock
recovery mode (CDR = 1: register 5, bit 0), this signal is the receive positive
NRZ output data to the terminal equipment. When in data slicing mode
(CDR = 0), this signal is the raw sliced positive output data of the front-end.
Receive Data.
When in single-rail (DUAL = 0: register 5, bit 4) clock recov-
ery mode (CDR = 1: register 5, bit 0), this signal is the receive NRZ output
data.
38
RPD2/
RDATA2
64
RPD3/
RDATA3
88
RPD4/
RDATA4
15
RCLK1/
ALOS1
O
Receive Clock.
In clock recovery mode (CDR = 1: register 5, bit 0), this sig-
nal is the receive clock for the terminal equipment. The duty cycle of RCLK
is 50%
±
5%.
Analog Loss of Signal.
In data slicing mode (CDR = 0: register 5, bit 0),
this signal is asserted high to indicate low amplitude receive data at the
RTIP/RRING inputs.
37
RCLK2/
ALOS2
65
RCLK3/
ALOS3
87
RCLK4/
ALOS4
16
TND1
I
Transmit Negative Data.
Transmit negative NRZ input data from the termi-
nal equipment.
36
TND2
66
TND3
86
TND4
Table 1. Pin Descriptions
(continued)
Pin
Symbol
Type
*
Name/Description
* P = power, I = input, O = output, and I
u
= input with internal pull-up.
Pin Information
(continued)
相關(guān)PDF資料
PDF描述
T7690 5.0 V T1/E1 Quad Line Interface(5.0 V T1/E1 四線(xiàn)接口)
T7693 3.3 V T1/E1 Quad Line Interface( 3.3 V T1/E四線(xiàn)接口)
T7698 Quad T1/E1 Line Interface and Octal T1/E1 Monitor(四T1/E1線(xiàn)接口和八T1/E1監(jiān)控器)
T7705A SUPPLY-VOLTAGE SUPERVISORS
T8100A H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線(xiàn)時(shí)間段交換機(jī))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T-7689-FL 制造商:Alcatel-Lucent 功能描述:DATACOM, PCM TRANSCEIVER, 100 Pin Plastic QFP
T-7689---FL-DB 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:LSI Corporation 功能描述:
T-7690-FL 制造商:Alcatel-Lucent 功能描述:PCM TRANSCEIVER, Quad, CEPT PCM-30/E-1, 100 Pin, Plastic, QFP
T77 制造商:Thomas & Betts 功能描述:2-1/2"CONDUIT BODY,IRON,T,F-7 制造商:Cooper Crouse-Hinds 功能描述: 制造商:Thomas & Betts 功能描述:Fittings T-Fitting 2.5inch Non-Thread Iron
T7700 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Core2 Duo Processors and Core2 Extreme Processors for Platforms Based on Mobile 965 Express Chipset Family
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*