![](http://datasheet.mmic.net.cn/370000/T7689_datasheet_16735411/T7689_11.png)
Data Sheet
May 1998
T7689 5.0 V T1 Quad Line Interface
11
Lucent Technologies Inc.
Receiver
(continued)
Receiver Configuration Modes
(continued)
Alternate Clock Mode (ACM)
The alternate clock mode (ACM) control bit (register 5,
bit 6) selects the positive or negative clock edge of the
receive clock (RCLK) for receive data retiming. The
ACM control is used in conjunction with ALM (register
5, bit 5) control to determine the receive data retiming
modes. If ACM = 1, the receive data is retimed on the
positive edge of the receive clock. If ACM = 0, the
receive data is retimed on the negative edge of the
receive clock. Note that this control does not affect the
timing relationship for the transmitter inputs.
Loss Shut Down (LOSSD)
The loss shut down (LOSSD) control bit (register 5,
bit 7) places the digital receiver outputs (RPD, RND) in
a predetermined state when a digital loss of signal
(DLOS) alarm occurs in register 0 and 1, bits 1 and 5. If
LOSSD = 1, the RPD and RND outputs are forced to
their inactive states (selected by ALM) and the receive
clock (RCLK) free runs during a DLOS alarm condition.
If LOSSD = 0, the RPD, RND, and RCLK outputs will
remain unaffected during the DLOS alarm condition.
Receiver Alarms
Analog Loss of Signal (ALOS) Alarm
An analog loss of signal (ALOS) detector monitors the
incoming signal amplitude and reports its status to
the alarm registers 0 and 1. During DS1 operation,
analog loss of signal is indicated (ALOS = 1) if the
amplitude at the receive input drops below a voltage
that is 17 dB below the nominal pulse amplitude. The
slicer outputs are clamped to the inactive state, and the
clock recovery will provide a free-running RCLK when
ALOS = 1. The alarm circuitry also provides 4 dB of
hysteresis to eliminate ALOS chattering. The time
required to detect ALOS is between 1 ms and 2.6 ms
and is timed by the blue clock (see the All Ones (AIS,
Blue Signal) Generator (TBS) section). Detection time
is independent of signal amplitude before the loss con-
dition occurs.
Digital Loss of Signal (DLOS) Alarm
A digital loss of signal (DLOS) detector guarantees the
quality of the signal as defined in standards docu-
ments, and reports its status to the alarm registers 0
and 1. Digital loss of signal (DLOS = 1) is indicated if
100 or more consecutive 0s occur in the receive data
stream. The DLOS indication is deactivated when the
average ones density of at least 12.5% is received in
100 contiguous pulse positions. The LOSSTD control
bit (register 4, bit 2) selects the conformance protocols
for DLOS per Table 3. TR-TSY-000009 adds the addi-
tional constraint of no more than 15 consecutive 0s
when determining the 12.5% 1’s density.
Bipolar Violation (BPV) Alarm
The bipolar violation (BPV) alarm is used only in single-
rail mode of operation of the device (see the System
Interface Pin Options section). When B8ZS(DS1) cod-
ing is not used (i.e., CODE = 0), any violations in the
receive data (such as two or more consecutive 1s on a
rail) are indicated on the RND/BPV pins. When
B8ZS(DS1) coding is used (i.e., CODE = 1), the B8ZS
code violations are reflected on the RND/BPV pins.
Table 3. Digital Loss of Signal Standard Select
LOSSTD
0
DS1 Mode
T1M1.3/93-005
ITU-T G.775
TR-TSY-000009
1