- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385871 > ST72T85A5Q6 (意法半導(dǎo)體) 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES PDF資料下載
參數(shù)資料
| 型號(hào)： | ST72T85A5Q6 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES |
| 中文描述： | 8位微控制器48,000鐵路發(fā)展策略光盤(pán)，3K內(nèi)存，ADC，兩個(gè)定時(shí)器，2個(gè)SPI，I2C和脊髓損傷接口 |
| 文件頁(yè)數(shù)： | 58/117頁(yè) |
| 文件大?。?/td> | 748K |
| 代理商： | ST72T85A5Q6 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)當(dāng)前第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)
58/117
ST7285C
I
2
C BUS INTERFACE
(Cont’d)
DATA REGISTER (DR)
Address: 002Eh
Reset Value: 00h
—
Read / Write
In transmitter mode, DR contains the next byte of
data which is to be applied to the shift register. The
byte transmission begins after the DR write by the
microcontroller.
In receiver mode, DR contains the last byte of data
received from the shift register. The next byte re-
ceipt begins after the DR read by the microcontrol-
ler.
OWN ADDRESS REGISTER 1 (OAR1)
Address: 002Ch
—
Reset Value: 00h
Read / Write
In 7-bit addressing, [ADD7..ADD1] are the ad-
dress of the peripheral.
In 10-bit addressing, [ADD7..ADD0] are the least
significant bits of the address of the peripheral.
OWN ADDRESS REGISTER 2 (OAR2)
Address: 002Dh
—
Reset Value: 00h
Read / Write
b7-3 = reserved.
b2-1 = [ADDE2..ADDE1] are the most significant
bits of the address of the peripheral in 10-bit ad-
dressing.
In 7-bit addressing, the first byte following the start
condition is the address byte. The least significant
bit is the data direction bit.
In 10-bit addressing, the first two bytes following a
start condition are the address bytes. The first sev-
en bits of the first byte are the combination
11110xx of which the last two bits are the two most
significant bits of the 10-bits addressing; the eighth
bit is the data direction bit. The second byte con-
tains the remaining 8 bits of the 10-bit address.
b0 = reserved.
Various combinations of read/write formats in 10-
bit addressing:
Master-transmitter/Slave-receiver
When a 10-bit address follows a start condition
(S), each Slave compares the first seven bits of
the first byte of the Slave address (11110xx) with
its own address and tests the eighth bit. If the
Slave finds a match, it generates an acknowledge
(A1) and it compares the eight bits of the second
byte (xxxxxxxx) with its own address. If the Slave
finds a match, it generates an acknowledge (A2).
The Slave will remain addressed until it receives a
stop condition or a repeated start condition fol-
lowed by a different Slave address.
Master-receiver/Slave-transmitter
The direction of the transfer is changed after the
second data direction bit. Up to the acknowledge
bit A2, the procedure is the same as the one de-
scribed for a Master-transmitter/Slave-receiver.
After a repeated start condition, the Slave remem-
bers that it was addressed before. Then it com-
pares the seven bits of the first byte (11110XX)
with its own address.
7
0
DR7
DR6
DR5
DR4
DR3
DR2
DR1
DR0
7
0
ADD7
ADD6
ADD5
ADD4
ADD3
ADD2
ADD1
ADD0
7
0
-
-
-
-
-
ADDE2
ADDE1
-
S
Slave_address
1st 7bits
0
A1
Slave_Adress
2nd byte
A2
data
A
S
Slave_adress
1st 7bits
0
A1
Slave_Adress
2nd byte
A2
data
Sr
Slave_adress
1st 7bits
1
A
data
A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST730C08L3 | PHASE CONTROL THYRISTORS |
| ST730C08L3L | PHASE CONTROL THYRISTORS |
| ST730C12L0 | PHASE CONTROL THYRISTORS |
| ST730C12L0L | PHASE CONTROL THYRISTORS |
| ST730C12L1 | PHASE CONTROL THYRISTORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST730 | 制造商:IRF 制造商全稱:International Rectifier 功能描述:PHASE CONTROL THYRISTORS Hockey Puk Version |
| ST7-30 | 制造商:SUPERWORLD 制造商全稱:Superworld Electronics 功能描述:POWER TRANSFORMER |
| ST-7300 | 制造商:GC Electronics 功能描述: |
| ST730186-3 | 制造商:KEMET Corporation 功能描述: 制造商:KET 功能描述: |
| ST730268-1 | 制造商:KEMET Corporation 功能描述: 制造商:KET 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。