- 您現在的位置：買賣IC網 > PDF目錄383804 > SC16C554B (NXP Semiconductors N.V.) 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs PDF資料下載
參數資料
| 型號： | SC16C554B |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs |
| 中文描述： | 5伏，3.3伏和2.5伏兆5四異步/秒（最大），16字節(jié)的FIFO |
| 文件頁數： | 10/51頁 |
| 文件大?。?/td> | 253K |
| 代理商： | SC16C554B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
9397 750 13133
Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 — 9 February 2005
10 of 51
Philips Semiconductors
SC16C554B/554DB
5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs
D0 to D2,
D3 to D7
66 to 68,
1 to 5
53 to 55,
56 to 60
7 to 9,
11 to 15
I/O
Data bus (bi-directional).
These pins are the 8-bit, 3-state data
bus for transferring information to or from the controlling CPU. D0 is
the least significant bit and the first data bit in a transmit or receive
serial data stream.
Data Set Ready (active LOW).
These inputs are associated with
individual UART channels, A through D. A logic 0 on this pin
indicates the modem or data set is powered-on and is ready for data
exchange with the UART. This pin has no effect on the UART’s
transmit or receive operation.
Data Terminal Ready (active LOW).
These outputs are associated
with individual UART channels, A through D. A logic 0 on this pin
indicates that the SC16C554B/554DB is powered-on and ready.
This pin can be controlled via the modem control register. Writing a
logic 1 to MCR[0] will set the DTR output to logic 0, enabling the
modem. This pin will be a logic 1 after writing a logic 0 to MCR[0], or
after a reset. This pin has no effect on the UART’s transmit or
receive operation.
Signal and power ground.
DSRA,
DSRB,
DSRC, DSRD
10, 26,
44, 60
1, 17,
32, 48
22, 39,
62, 79
I
DTRA,
DTRB,
DTRC, DTRD
12, 24,
46, 58
3, 15,
34, 46
24, 37,
64, 77
O
GND
6, 23,
40, 57
15, 21,
49, 55
14, 28,
45, 61
6, 12,
37, 43
16, 36,
56, 76
27, 34,
67, 74
I
INTA, INTB,
INTC, INTD
O
Interrupt A, B, C, D (active HIGH).
This function is associated with
the 16 mode only. These pins provide individual channel interrupts
INTA to INTD. INTA to INTD are enabled when MCR[3] is set to a
logic 1, interrupts are enabled in the interrupt enable register (IER),
and when an interrupt condition exists. Interrupt conditions include:
receiver errors, available receiver buffer data, transmit buffer empty,
or when a modem status flag is detected. When the 68 mode is
selected, the functions of these pins are re-assigned. 68 mode
functions are described under their respective name/pin headings.
Interrupt Select (active HIGH, with internal pull-down).
This
function is associated with the 16 mode only. When the 16 mode is
selected, this pin can be used in conjunction with MCR[3] to enable
or disable the 3-state interrupts, INTA to INTD, or override MCR[3]
and force continuous interrupts. Interrupt outputs are enabled
continuously by making this pin a logic 1. Making this pin a logic 0
allows MCR[3] to control the 3-state interrupt output. In this mode,
MCR[3] is set to a logic 1 to enable the 3-state outputs. This pin is
disabled in the 68 mode. Due to pin limitations on the 64-pin
packages, this pin is not available. To cover this limitation, the
SC16C554DBIB64 version operates in the continuous interrupt
enable mode by bonding this pin to V
CC
internally. The
SC16C554BIB64 operates with MCR[3] control by bonding this pin
to GND.
Input/Output Read strobe (active LOW).
This function is
associated with the 16 mode only. A logic 0 transition on this pin will
load the contents of an internal register defined by address bits
A0 to A2 onto the SC16C554B/554DB data bus (D0 to D7) for
access by external CPU. This pin is disabled in the 68 mode.
INTSEL
65
-
6
I
IOR
52
40
70
I
Table 2:
Pin description
…continued
Pin
PLCC68
Symbol
Type
Description
LQFP64
LQFP80
相關PDF資料 |
PDF描述 |
|---|---|
| SC16C754B | 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs |
| SC68C752B | 5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 64-byte FIFOs and Motorola mP interface |
| SCAN182245AMTD | Non-Inverting Transceiver with 25ohm Series Resistor Outputs |
| SCAN18245TSSC | Non-Inverting Transceiver with 3-STATE Outputs |
| SCAN18374T | D-Type Flip-Flop with 3-STATE Outputs |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SC16C554B_10 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs |
| SC16C554BIB64 | 功能描述:UART 接口集成電路 16CB 2.5V-5V 4CH UART 16B FIFO RoHS:否 制造商:Texas Instruments 通道數量:2 數據速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C554BIB64,128 | 功能描述:UART 接口集成電路 16CB 2.5V-5V 4CH RoHS:否 制造商:Texas Instruments 通道數量:2 數據速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C554BIB64,128 PBF | 制造商:NXP Semiconductors 功能描述: |
| SC16C554BIB64,151 | 功能描述:UART 接口集成電路 4CH. UART 16B FIFO RoHS:否 制造商:Texas Instruments 通道數量:2 數據速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。