參數(shù)資料
型號(hào)： S29GL064M90TFIR20
廠商： SPANSION LLC
元件分類： DRAM
英文描述： 3.0 Volt-only Page Mode Flash Memory featuring 0.23 um MirrorBit process technology
中文描述： 4M X 16 FLASH 3V PROM, 90 ns, PDSO56
封裝： LEAD FREE, MO-142EC, TSOP-56
文件頁數(shù)： 31/160頁
文件大小： 2142K
代理商： S29GL064M90TFIR20
April 30, 2004 S29GLxxxM_00A5
S29GLxxxM MirrorBit
TM
Flash Family
31
P r e l i m i n a r y
Automatic Sleep Mode
The automatic sleep mode minimizes Flash device energy consumption. The de-
vice automatically enables this mode when addresses remain stable for t
ACC
+
30 ns. The automatic sleep mode is independent of the CE#, WE#, and OE# con-
trol signals. Standard address access timings provide new data when addresses
are changed. While in sleep mode, output data is latched and always available to
the system. Refer to the “DC Characteristics” section on page 122 for the
automatic sleep mode current specification.
RESET#: Hardware Reset Pin
The RESET# pin provides a hardware method of resetting the device to reading
array data. When the RESET# pin is driven low for at least a period of t
RP
, the
device immediately terminates any operation in progress, tristates all output
pins, and ignores all read/write commands for the duration of the RESET# pulse.
The device also resets the internal state machine to reading array data. The op-
eration that was interrupted should be reinitiated once the device is ready to
accept another command sequence, to ensure data integrity.
Current is reduced for the duration of the RESET# pulse. When RESET# is held
at V
SS
±0.3 V, the device draws CMOS standby current (I
CC5
). If RESET# is held
at V
IL
but not within V
SS
±0.3 V, the standby current will be greater.
The RESET# pin may be tied to the system reset circuitry. A system reset would
thus also reset the Flash memory, enabling the system to read the boot-up firm-
ware from the Flash memory.
Refer to the AC Characteristics tables for RESET# parameters and to Figure 15
for the timing diagram.
Output Disable Mode
When the OE# input is at V
IH
, output from the device is disabled. The output pins
are placed in the high impedance state.
相關(guān)PDF資料
PDF描述
S29GL064M90TFIR22 3.0 Volt-only Page Mode Flash Memory featuring 0.23 um MirrorBit process technology
S29GL064M90TFIR23 3.0 Volt-only Page Mode Flash Memory featuring 0.23 um MirrorBit process technology
S29GL064M90TFIR30 3.0 Volt-only Page Mode Flash Memory featuring 0.23 um MirrorBit process technology
S29GL064M90TFIR32 3.0 Volt-only Page Mode Flash Memory featuring 0.23 um MirrorBit process technology
S29GL064M90TFIR33 3.0 Volt-only Page Mode Flash Memory featuring 0.23 um MirrorBit process technology
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S29GL064M90TFIR30 制造商:Spansion 功能描述:Flash Mem Parallel 3V/3.3V 64M-Bit 8M x 8/4M x 16 90ns 48-Pin TSOP Tray
S29GL064M90TFIR4 制造商:Spansion 功能描述:IC,EEPROM,NOR FLASH,4MX16/8MX8,CMOS,TSSOP,48PIN,PLASTIC
S29GL064M90TFIR40 制造商:Spansion 功能描述:Flash Mem Parallel 3V/3.3V 64M-Bit 8M x 8/4M x 16 90ns 48-Pin TSOP Tray 制造商:Spansion 功能描述:IC,EEPROM,NOR FLASH,4MX16/8MX8,CMOS,TSSOP,48PIN,PLASTIC
S29GL064M90TFIR60 制造商:Spansion 功能描述:Flash Mem Parallel 3.3V 64M-Bit 4M x 16 90ns 48-Pin TSOP Tray
S29GL064M90TFIR7 制造商:Spansion 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*