參數(shù)資料
型號(hào): S1C63567F0A0100
元件分類: 微控制器/微處理器
英文描述: MICROCONTROLLER, PQFP144
封裝: PLASTIC, QFP-144
文件頁數(shù): 4/172頁
文件大?。?/td> 1349K
代理商: S1C63567F0A0100
S1C63567 TECHNICAL MANUAL
EPSON
91
CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Serial Interface)
ESIF: Serial interface enable register (P1 port function selection) (FF70HD0)
Sets P10–P13 to the input/output port for the serial interface.
When "1" is written: Serial interface
When "0" is written: I/O port
Reading: Valid
The ESIF is the serial interface enable register and P10–P13 terminals become serial input/output termi-
nals (SIN, SOUT, SCLK, SRDY) when "1" is written, and they become I/O port terminals when "0" is
written.
Also, see Table 4.11.3.2 for the terminal settings according to the transfer modes.
At initial reset, this register is set to "0".
Note: A hazard may occur from the P12 (SCLK) terminal when ESIF is set to "1". Therefore, wait at least
10 sec after setting ESIF to "1" before starting a serial data transfer.
PUL10: SIN pull-up control register (FF45HD0)
PUL12: SCLK pull-up control register (FF45HD2)
Sets the pull-up of the SIN terminal and the SCLK terminals (in the slave mode).
When "1" is written: Pull-up ON
When "0" is written: Pull-up OFF
Reading: Valid
Sets the pull-up resistor built into the SIN (P10) and SCLK (P12) terminals to ON or OFF. (Pull-up resistor
is only built in the port selected by mask option.)
SCLK pull-up is effective only in the slave mode. In the master mode, the PUL12 register can be used as a
general purpose register.
At initial reset, these registers are set to "1" and the lines are pulled up.
SMD0, SMD1: Serial interface mode selection register (FF70HD1, D2)
Set the transfer modes as shown in Table 4.11.9.2.
Table 4.11.9.2 Transfer mode settings
SMD1
SMD0
Mode
1
0
1
0
1
0
8-bit asynchronous
7-bit asynchronous
Clock synchronous slave
Clock synchronous master
SMD0 and SMD1 can also read out.
At initial reset, this register is set to "0".
SCS0, SCS1: Clock source selection register (FF71HD0, D1)
Select the clock source as shown in Table 4.11.9.3.
Table 4.11.9.3 Clock source selection
SCS1
1
0
SCS0
1
0
1
0
Clock source
Programmable timer
fOSC3 / 93
fOSC3 / 372
fOSC3 / 186
SCS0 and SCS1 can also be read out.
In the clock synchronous slave mode, setting of this register is invalid.
At initial reset, this register is set to "0".
相關(guān)PDF資料
PDF描述
S1C63653F 4-BIT, FLASH, 4 MHz, MICROCONTROLLER, CQFP100
S1C6F567D0A0100 MICROCONTROLLER, UUC141
S1C6N3B0D0A0100 MICROCONTROLLER, UUC54
S1C6P366D0A0100 4-BIT, FLASH, 4.1 MHz, MICROCONTROLLER, UUC102
S1C6P466D0A0A00 MICROCONTROLLER, UUC140
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S1C63616 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer
S1C63632 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer
S1C63653 制造商:EPSON 制造商全稱:EPSON 功能描述:CMOS 4-bit Single Chip Microcontroller
S1C63656 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer
S1C63657 制造商:EPSON 制造商全稱:EPSON 功能描述:CMOS 4-bit Single Chip Microcontroller