參數(shù)資料
型號： S1C63567F0A0100
元件分類： 微控制器/微處理器
英文描述： MICROCONTROLLER, PQFP144
封裝： PLASTIC, QFP-144
文件頁數(shù)： 12/172頁
文件大小： 1349K
代理商： S1C63567F0A0100
S1C63567 TECHNICAL MANUAL
EPSON
99
CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Sound Generator)
4.12.4 Setting of buzzer frequency and sound level
The divided signal of the OSC1 oscillation clock (32.768 kHz) is used for the buzzer (BZ, XBZ) signals and
it is set up such that 8 types of frequencies can be selected by changing this division ratio. Frequency
selection is done by setting the buzzer frequency selection registers BZFQ0–BZFQ2 as shown in Table
4.12.4.1.
Table 4.12.4.1 Buzzer signal frequency setting
Buzzer frequency (Hz)
4096.0
3276.8
2730.7
2340.6
2048.0
1638.4
1365.3
1170.3
BZFQ0
0
1
0
1
0
1
0
1
BZFQ1
0
1
0
1
BZFQ2
0
1
The buzzer sound level is changed by controlling the duty ratio of the buzzer signal.
The duty ratio can be selected from among the 8 types shown in Table 4.12.4.2 according to the setting of
the buzzer duty selection registers BDTY0–BDTY2.
Table 4.12.4.2 Duty ratio setting
BDTY0
0
1
0
1
0
1
0
1
BDTY1
0
1
0
1
BDTY2
0
1
Level
Level 1 (Max.)
Level 2
Level 3
Level 4
Level 5
Level 6
Level 7
Level 8 (Min.)
4096.0
2048.0
8/16
7/16
6/16
5/16
4/16
3/16
2/16
1/16
3276.8
1638.4
8/20
7/20
6/20
5/20
4/20
3/20
2/20
1/20
2730.7
1365.3
12/24
11/24
10/24
9/24
8/24
7/24
6/24
5/24
2340.6
1170.3
12/28
11/28
10/28
9/28
8/28
7/28
6/28
5/28
Duty ratio by buzzer frequency (Hz)
When the HIGH level output time has been made TH and when the LOW level output time has been made
TL due to the ratio of the pulse width to the pulse synchronization, the duty ratio becomes TL/(TH+TL)
for negative polarity or TH/(TH+TL) for positive polarity.
When BDTY0–BDTY2 have all been set to "0", the duty ratio becomes maximum and the sound level also
becomes maximum. Conversely, when BDTY0–BDTY2 have all been set to "1", the duty ratio becomes
minimum and the sound level also becomes minimum.
The duty ratio that can be set is different depending on the frequency that has been set, so see Table 4.12.4.2.
Level 1 (Max.)
Level 2
Level 3
Level 4
Level 5
Level 6
Level 7
Level 8 (Min.)
TH TL
Level 1 (Max.)
Level 2
Level 3
Level 4
Level 5
Level 6
Level 7
Level 8 (Min.)
TL TH
(a) Negative polarity
(b) Positive polarity
Fig. 4.12.4.1 Duty ratio of the buzzer signal waveform
Note: When a digital envelope has been added to the buzzer signal, the BDTY0–BDTY2 settings will be
invalid due to the control of the duty ratio.
相關PDF資料
PDF描述
S1C63653F 4-BIT, FLASH, 4 MHz, MICROCONTROLLER, CQFP100
S1C6F567D0A0100 MICROCONTROLLER, UUC141
S1C6N3B0D0A0100 MICROCONTROLLER, UUC54
S1C6P366D0A0100 4-BIT, FLASH, 4.1 MHz, MICROCONTROLLER, UUC102
S1C6P466D0A0A00 MICROCONTROLLER, UUC140
相關代理商/技術參數(shù)
參數(shù)描述
S1C63616 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer
S1C63632 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer
S1C63653 制造商:EPSON 制造商全稱:EPSON 功能描述:CMOS 4-bit Single Chip Microcontroller
S1C63656 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer
S1C63657 制造商:EPSON 制造商全稱:EPSON 功能描述:CMOS 4-bit Single Chip Microcontroller
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*