參數(shù)資料
型號: R5F562N8ADBG#U0
廠商: Renesas Electronics America
文件頁數(shù): 93/148頁
文件大?。?/td> 0K
描述: MCU 32BIT FLASH 512KROM 176LFBGA
產品培訓模塊: RX Compare Match Timer
RX DMAC
標準包裝: 1
系列: RX600
核心處理器: RX
芯體尺寸: 32-位
速度: 100MHz
連通性: EBI/EMI,I²C,SCI,SPI,USB
外圍設備: DMA,LVD,POR,PWM,WDT
輸入/輸出數(shù): 126
程序存儲器容量: 512KB(512K x 8)
程序存儲器類型: 閃存
RAM 容量: 96K x 8
電壓 - 電源 (Vcc/Vdd): 2.7 V ~ 3.6 V
數(shù)據(jù)轉換器: A/D 8x10/12b,D/A 2x10b
振蕩器型: 內部
工作溫度: -40°C ~ 85°C
封裝/外殼: 176-LFBGA
包裝: 托盤
2004 Microchip Technology Inc.
DS39609B-page 47
PIC18F6520/8520/6620/8620/6720/8720
4.9
Data Memory Organization
The data memory is implemented as static RAM. Each
register in the data memory has a 12-bit address,
allowing up to 4096 bytes of data memory. The data
memory map is in turn divided into 16 banks of
256 bytes each. The lower 4 bits of the Bank Select
Register (BSR<3:0>) select which bank will be
accessed. The upper 4 bits of the BSR are not
implemented.
The data memory space contains both Special Func-
tion Registers (SFR) and General Purpose Registers
(GPR). The SFRs are used for control and status of the
controller and peripheral functions, while GPRs are
used for data storage and scratch pad operations in the
user’s application. The SFRs start at the last location of
Bank 15 (0FFFh) and extend downwards. Any remain-
ing space beyond the SFRs in the Bank may be imple-
mented as GPRs. GPRs start at the first location of
Bank
0
and
grow
upwards.
Any
read
of
an
unimplemented location will read as ‘0’s.
PIC18FX520 devices have 2048 bytes of data RAM,
extending from Bank 0 to Bank 7 (000h through 7FFh).
PIC18FX620
and
PIC18FX720
devices
have
3840 bytes of data RAM, extending from Bank 0 to
Bank 14 (000h through EFFh). The organization of the
data memory space for these devices is shown in
The entire data memory may be accessed directly or
indirectly. Direct addressing may require the use of the
BSR register. Indirect addressing requires the use of a
File Select Register (FSRn) and a corresponding Indi-
rect File Operand (INDFn). Each FSR holds a 12-bit
address value that can be used to access any location
in the data memory map without banking.
The instruction set and architecture allow operations
across all banks. This may be accomplished by indirect
addressing, or by the use of the MOVFF instruction. The
MOVFF
instruction is a two-word/two-cycle instruction
that moves a value from one register to another.
To ensure that commonly used registers (SFRs and
select GPRs) can be accessed in a single cycle,
regardless of the current BSR values, an Access Bank
is implemented. A segment of Bank 0 and a segment of
Bank 15 comprise the Access RAM. Section 4.10
“Access Bank” provides a detailed description of the
Access RAM.
4.9.1
GENERAL PURPOSE
REGISTER FILE
The register file can be accessed either directly or indi-
rectly. Indirect addressing operates using a File Select
Register and corresponding Indirect File Operand. The
operation
of
indirect
addressing
is
shown
in
Enhanced MCU devices may have banked memory in
the GPR area. GPRs are not initialized by a Power-on
Reset and are unchanged on all other Resets.
Data RAM is available for use as General Purpose
Registers by all instructions. The top section of Bank 15
(F60h to FFFh) contains SFRs. All other banks of data
memory contain GPR registers, starting with Bank 0.
4.9.2
SPECIAL FUNCTION REGISTERS
The Special Function Registers (SFRs) are registers
used by the CPU and peripheral modules for controlling
the desired operation of the device. These registers are
implemented as static RAM. A list of these registers is
given in Table 4-2 and Table 4-3.
The SFRs can be classified into two sets: those asso-
ciated with the “core” function and those related to the
peripheral functions. Those registers related to the
“core” are described in this section, while those related
to the operation of the peripheral features are
described in the section of that peripheral feature. The
SFRs are typically distributed among the peripherals
whose functions they control.
The unused SFR locations are unimplemented and
read as ‘0’s. The addresses for the SFRs are listed in
相關PDF資料
PDF描述
R5F5630ADDFB#V0 MCU RX630 768KB FLASH 144-LQFP
R5F72167GDFA#V0 MCU 1MB FLASH 128K 176-LQFP
R8J73437BGZV SH-MOBILE 3AS
RAPID-NI V2104 MODBUS TCP NET INTERF MOD PARA
RE46C120E16F IC SMOKE DETECTOR ION 16PDIP
相關代理商/技術參數(shù)
參數(shù)描述
R5F562N8ADFB 制造商:Renesas Electronics Corporation 功能描述:MCU 32BIT RX62N 144QFP 制造商:Renesas Electronics Corporation 功能描述:MCU,RX,32bit,100MHz,512KB Flash,LQFP144 制造商:Renesas Electronics Corporation 功能描述:MCU32Bit 165MIPS ROM512KRAM32K QFP144Pin
R5F562N8ADFB#V0 功能描述:MCU 32BIT FLASH 512KROM 144LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:RX600 標準包裝:96 系列:PIC® 16F 核心處理器:PIC 芯體尺寸:8-位 速度:20MHz 連通性:I²C,SPI 外圍設備:欠壓檢測/復位,POR,PWM,WDT 輸入/輸出數(shù):11 程序存儲器容量:3.5KB(2K x 14) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:128 x 8 電壓 - 電源 (Vcc/Vdd):2.3 V ~ 5.5 V 數(shù)據(jù)轉換器:A/D 8x10b 振蕩器型:內部 工作溫度:-40°C ~ 125°C 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 包裝:管件
R5F562N8ADFP 制造商:Renesas Electronics Corporation 功能描述:MCU 32BIT RX62N 100QFP 制造商:Renesas Electronics Corporation 功能描述:MCU, 32BIT, RX62N, 100QFP 制造商:Renesas Electronics Corporation 功能描述:MCU, 32BIT, RX62N, 100QFP; Controller Family/Series:RX600; Core Size:32bit; No. of I/O's:72; Supply Voltage Min:2.7V; Supply Voltage Max:3.6V; Digital IC Case Style:LQFP; No. of Pins:100; Program Memory Size:512KB; RAM Memory ;RoHS Compliant: Yes 制造商:Renesas Electronics Corporation 功能描述:MCU32Bit 165MIPS ROM512KRAM32K QFP100Pin
R5F562N8ADFP#V0 功能描述:MCU 32BIT FLASH 512KROM 100LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:RX600 標準包裝:96 系列:PIC® 16F 核心處理器:PIC 芯體尺寸:8-位 速度:20MHz 連通性:I²C,SPI 外圍設備:欠壓檢測/復位,POR,PWM,WDT 輸入/輸出數(shù):11 程序存儲器容量:3.5KB(2K x 14) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:128 x 8 電壓 - 電源 (Vcc/Vdd):2.3 V ~ 5.5 V 數(shù)據(jù)轉換器:A/D 8x10b 振蕩器型:內部 工作溫度:-40°C ~ 125°C 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 包裝:管件
R5F562N8ADLE 制造商:Renesas Electronics Corporation 功能描述:MCU 32BIT RX62N 145LGA 制造商:Renesas Electronics Corporation 功能描述:MCU, 32BIT, RX62N, 145LGA 制造商:Renesas Electronics Corporation 功能描述:MCU, 32BIT, RX62N, 145LGA, Controller Family/Series:RX600, Core Size:32bit, No. of I/O's:103, Supply Voltage Min:2.7V, Supply Voltage Max:3.6V, Digital IC Case Style:LGA, No. of Pins:145, Program Memory Size:512KB, RAM Memory , RoHS Compliant: Yes