參數(shù)資料
型號: R5F562N8ADBG#U0
廠商: Renesas Electronics America
文件頁數(shù): 137/148頁
文件大小: 0K
描述: MCU 32BIT FLASH 512KROM 176LFBGA
產品培訓模塊: RX Compare Match Timer
RX DMAC
標準包裝: 1
系列: RX600
核心處理器: RX
芯體尺寸: 32-位
速度: 100MHz
連通性: EBI/EMI,I²C,SCI,SPI,USB
外圍設備: DMA,LVD,POR,PWM,WDT
輸入/輸出數(shù): 126
程序存儲器容量: 512KB(512K x 8)
程序存儲器類型: 閃存
RAM 容量: 96K x 8
電壓 - 電源 (Vcc/Vdd): 2.7 V ~ 3.6 V
數(shù)據(jù)轉換器: A/D 8x10/12b,D/A 2x10b
振蕩器型: 內部
工作溫度: -40°C ~ 85°C
封裝/外殼: 176-LFBGA
包裝: 托盤
2004 Microchip Technology Inc.
DS39609B-page 87
PIC18F6520/8520/6620/8620/6720/8720
9.0
INTERRUPTS
The PIC18FXX20 devices have multiple interrupt
sources and an interrupt priority feature that allows
each interrupt source to be assigned a high or a low
priority level. The high priority interrupt vector is at
000008h, while the low priority interrupt vector is at
000018h. High priority interrupt events will override any
low priority interrupts that may be in progress.
There are thirteen registers which are used to control
interrupt operation. They are:
RCON
INTCON
INTCON2
INTCON3
PIR1, PIR2, PIR3
PIE1, PIE2, PIE3
IPR1, IPR2, IPR3
It is recommended that the Microchip header files,
supplied with MPLAB IDE, be used for the symbolic bit
names in these registers. This allows the assembler/
compiler to automatically take care of the placement of
these bits within the specified register.
Each interrupt source has three bits to control its
operation. The functions of these bits are:
Flag bit to indicate that an interrupt event
occurred
Enable bit that allows program execution to
branch to the interrupt vector address when the
flag bit is set
Priority bit to select high priority or low priority
The interrupt priority feature is enabled by setting the
IPEN bit (RCON<7>). When interrupt priority is
enabled, there are two bits which enable interrupts
globally. Setting the GIEH bit (INTCON<7>) enables all
interrupts that have the priority bit set. Setting the GIEL
bit (INTCON<6>) enables all interrupts that have the
priority bit cleared. When the interrupt flag, enable bit
and appropriate global interrupt enable bit are set, the
interrupt will vector immediately to address 000008h or
000018h, depending on the priority level. Individual
interrupts can be disabled through their corresponding
enable bits.
When the IPEN bit is cleared (default state), the
interrupt priority feature is disabled and interrupts are
compatible with PICmicro mid-range devices. In Com-
patibility mode, the interrupt priority bits for each source
have no effect. INTCON<6> is the PEIE bit, which
enables/disables
all peripheral interrupt sources.
INTCON<7> is the GIE bit, which enables/disables all
interrupt sources. All interrupts branch to address
000008h in Compatibility mode.
When an interrupt is responded to, the Global Interrupt
Enable bit is cleared to disable further interrupts. If the
IPEN bit is cleared, this is the GIE bit. If interrupt priority
levels are used, this will be either the GIEH or GIEL bit.
High priority interrupt sources can interrupt a low
priority interrupt.
The return address is pushed onto the stack and the
PC is loaded with the interrupt vector address
(000008h or 000018h). Once in the Interrupt Service
Routine, the source(s) of the interrupt can be deter-
mined by polling the interrupt flag bits. The interrupt
flag bits must be cleared in software before re-enabling
interrupts to avoid recursive interrupts.
The “return from interrupt” instruction, RETFIE, exits
the interrupt routine and sets the GIE bit (GIEH or GIEL
if priority levels are used), which re-enables interrupts.
For external interrupt events, such as the INT pins or
the PORTB input change interrupt, the interrupt latency
will be three to four instruction cycles. The exact
latency is the same for one or two-cycle instructions.
Individual interrupt flag bits are set, regardless of the
status of their corresponding enable bit or the GIE bit.
相關PDF資料
PDF描述
R5F5630ADDFB#V0 MCU RX630 768KB FLASH 144-LQFP
R5F72167GDFA#V0 MCU 1MB FLASH 128K 176-LQFP
R8J73437BGZV SH-MOBILE 3AS
RAPID-NI V2104 MODBUS TCP NET INTERF MOD PARA
RE46C120E16F IC SMOKE DETECTOR ION 16PDIP
相關代理商/技術參數(shù)
參數(shù)描述
R5F562N8ADFB 制造商:Renesas Electronics Corporation 功能描述:MCU 32BIT RX62N 144QFP 制造商:Renesas Electronics Corporation 功能描述:MCU,RX,32bit,100MHz,512KB Flash,LQFP144 制造商:Renesas Electronics Corporation 功能描述:MCU32Bit 165MIPS ROM512KRAM32K QFP144Pin
R5F562N8ADFB#V0 功能描述:MCU 32BIT FLASH 512KROM 144LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:RX600 標準包裝:96 系列:PIC® 16F 核心處理器:PIC 芯體尺寸:8-位 速度:20MHz 連通性:I²C,SPI 外圍設備:欠壓檢測/復位,POR,PWM,WDT 輸入/輸出數(shù):11 程序存儲器容量:3.5KB(2K x 14) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:128 x 8 電壓 - 電源 (Vcc/Vdd):2.3 V ~ 5.5 V 數(shù)據(jù)轉換器:A/D 8x10b 振蕩器型:內部 工作溫度:-40°C ~ 125°C 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 包裝:管件
R5F562N8ADFP 制造商:Renesas Electronics Corporation 功能描述:MCU 32BIT RX62N 100QFP 制造商:Renesas Electronics Corporation 功能描述:MCU, 32BIT, RX62N, 100QFP 制造商:Renesas Electronics Corporation 功能描述:MCU, 32BIT, RX62N, 100QFP; Controller Family/Series:RX600; Core Size:32bit; No. of I/O's:72; Supply Voltage Min:2.7V; Supply Voltage Max:3.6V; Digital IC Case Style:LQFP; No. of Pins:100; Program Memory Size:512KB; RAM Memory ;RoHS Compliant: Yes 制造商:Renesas Electronics Corporation 功能描述:MCU32Bit 165MIPS ROM512KRAM32K QFP100Pin
R5F562N8ADFP#V0 功能描述:MCU 32BIT FLASH 512KROM 100LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:RX600 標準包裝:96 系列:PIC® 16F 核心處理器:PIC 芯體尺寸:8-位 速度:20MHz 連通性:I²C,SPI 外圍設備:欠壓檢測/復位,POR,PWM,WDT 輸入/輸出數(shù):11 程序存儲器容量:3.5KB(2K x 14) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:128 x 8 電壓 - 電源 (Vcc/Vdd):2.3 V ~ 5.5 V 數(shù)據(jù)轉換器:A/D 8x10b 振蕩器型:內部 工作溫度:-40°C ~ 125°C 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 包裝:管件
R5F562N8ADLE 制造商:Renesas Electronics Corporation 功能描述:MCU 32BIT RX62N 145LGA 制造商:Renesas Electronics Corporation 功能描述:MCU, 32BIT, RX62N, 145LGA 制造商:Renesas Electronics Corporation 功能描述:MCU, 32BIT, RX62N, 145LGA, Controller Family/Series:RX600, Core Size:32bit, No. of I/O's:103, Supply Voltage Min:2.7V, Supply Voltage Max:3.6V, Digital IC Case Style:LGA, No. of Pins:145, Program Memory Size:512KB, RAM Memory , RoHS Compliant: Yes