參數資料
型號： ORT8850L
英文描述： Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver
中文描述： 現場可編程系統(tǒng)芯片（促進文化基金）8通道x 850 Mbits /秒背板收發(fā)器
文件頁數： 66/112頁
文件大小： 2417K
代理商： ORT8850L
66
Agere Systems Inc.
Data Sheet
August 2001
Eight-Channel x 850 Mbits/s Backplane Transceiver
ORCA
ORT8850 FPSC
Pin Information
(continued)
This section describes device I/O signals to/from the embedded core excluding the signals at the CIC boundary.
Table 30. FPSC Function Pin Description
* The V
SS
A_STM is combimed with V
SS
in packages that contain an internal V
SS
plane.
Symbol
I/O
Description
HSI LVDS Receive Pins
rxd_b_p0
rxd_b_n0
rxd_c_p0
rxd_c_n0
rxd_b_p1
rxd_b_n1
rxd_c_p1
rxd_c_n1
rxd_b_p2
rxd_b_n2
rxd_c_p2
rxd_c_n2
rxd_b_p3
rxd_b_n3
rxd_c_p3
rxd_c_n3
rxd_b_p4
rxd_b_n4
rxd_c_p4
rxd_c_n4
rxd_b_p5
rxd_b_n5
rxd_c_p5
rxd_c_n5
rxd_b_p6
rxd_b_n6
rxd_c_p6
rxd_c_n6
rxd_b_p7
rxd_b_n7
rxd_c_p7
rxd_c_n7
DAUTREC
V
DDA
_STM
V
SSA
_STM*
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
LVDS work link
—
channel AA (shared with
RapidIO
port B) .
LVDS work link
—
channel AA (shared with
RapidIO
port B).
LVDS protect link
—
channel AA (shared with
RapidIO
port C).
LVDS protect link
—
channel AA (shared with
RapidIO
port C).
LVDS work link
—
channel AB (shared with
RapidIO
port B).
LVDS work link
—
channel AB (shared with
RapidIO
port B).
LVDS protect link
—
channel AB (shared with
RapidIO
port C).
LVDS protect link
—
channel AB (shared with
RapidIO
port C).
LVDS work link
—
channel AC (shared with
RapidIO
port B).
LVDS work link
—
channel AC (shared with
RapidIO
port B).
LVDS protect link
—
channel AC (shared with
RapidIO
port C).
LVDS protect link
—
channel AC (shared with
RapidIO
port C).
LVDS work link
—
channel AD (shared with
RapidIO
port B).
LVDS work link
—
channel AD (shared with
RapidIO
port B).
LVDS protect link
—
channel AD (shared with
RapidIO
port C).
LVDS protect link
—
channel AD (shared with
RapidIO
port C).
LVDS work link
—
channel BA (shared with
RapidIO
port B).
LVDS work link
—
channel BA (shared with
RapidIO
port B).
LVDS protect link
—
channel BA (shared with
RapidIO
port C).
LVDS protect link
—
channel BA (shared with
RapidIO
port C).
LVDS work link
—
channel BB (shared with
RapidIO
port B).
LVDS work link
—
channel BB (shared with
RapidIO
port B).
LVDS protect link
—
channel BB (shared with
RapidIO
port C).
LVDS protect link
—
channel BB (shared with
RapidIO
port C).
LVDS work link
—
channel BC (shared with
RapidIO
port B).
LVDS work link
—
channel BC (shared with
RapidIO
port B).
LVDS protect link
—
channel BC (shared with
RapidIO
port C).
LVDS protect link
—
channel BC (shared with
RapidIO
port C).
LVDS work link
—
channel BD (shared with
RapidIO
port B).
LVDS work link
—
channel BD (shared with
RapidIO
port B).
LVDS protect link
—
channel BD (shared with
RapidIO
port C).
LVDS protect link
—
channel BD (shared with
RapidIO
port C).
Disable auto recovery for the PLL. Internal pull-down.
Analog V
DD
1.5 V power supply for the HSI block.
Analog V
SS
for the HSI block.
相關PDF資料
PDF描述
OS1001 Interface IC
OS1010 Optoelectronic
OS1011 SINGLE 1.8V, 200 KHZ OP, E TEMP, -40C to +125C, 8-PDIP, TUBE
OS1012 1.8V, 200kHz single low-cost, CMOS Op Amplifier on 120K Analog ROM process., -40C to +125C, 8-MSOP, T/R
OS1013 1.8V, 200kHz single low-cost, CMOS Op Amplifier on 120K Analog ROM proccess., -40C to +125C, 5-SOT-23, T/R
相關代理商/技術參數
參數描述
ORT8850L-1BM680C 功能描述:FPGA - 現場可編程門陣列 4992 LUT 278 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORT8850L-1BM680I 功能描述:FPGA - 現場可編程門陣列 4992 LUT 278 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORT8850L-1BMN680C 功能描述:FPGA - 現場可編程門陣列 4992 LUT 278 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORT8850L-1BMN680I 功能描述:FPGA - 現場可編程門陣列 4992 LUT 278 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORT8850L-2BM680C 功能描述:FPGA - 現場可編程門陣列 4992 LUT 278 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*