參數(shù)資料
型號： OR3TP12-6PS240
英文描述： Single 2.3V 10 MHZ OP, -40C to +125C, 14-SOIC 150mil, T/R
中文描述： 用戶可編程ASIC的特殊功能
文件頁數(shù)： 95/128頁
文件大?。?/td> 2450K
代理商： OR3TP12-6PS240
Lucent Technologies Inc.
Lucent Technologies Inc.
95
Data Sheet
March 2000
ORCA OR3TP12 FPSC
Embedded Master/Target PCI Interface
Timing Characteristics
(continued)
Table 33. OR3TP12 PCI and FPGA Interface Clock Operation Frequencies
OR3TP12 Commercial: V
DD
= 3.0 V to 3.6 V, 0 °C < T
A
< 70 °C.
* The PCI clock frequency is based on the internal register to register frequency and the 66 MHz PCI I/O specifications.
The Maximum User Interface Clock frequencies are values based on registering all signals at the FPGA/ASIC boundary. This number
will be lower depending on the design implementation and number of FPGA logic levels into and out of the ASIC.
This is the typical operating frequency for a real design that does not register signals at the FPGA/ASIC boundary.
Table 34. OR3TP12 FPGA to PCI, and PCI to FPGA, Combinatorial Path Delays
OR3TP12 Commercial: V
DD
= 3.0 V to 3.6 V, 0 °C < T
A
< 70 °C.
Notes:
On the FPGA to PCI combinatorial path delays, they include the ASIC path delay and the output buffer delay under a
10pf load. They do not include the interbuf delay on the FPGA side.
On the PCI to FPGA combinatorial path delays, they include the ASIC input buffer delay, and ASIC path delay entering the
FPGA. They do not include the interbuf delay on the FPGA side.
Description
(T
I
= 85 °C, V
DD
= min, V
DD
2 = min)
Speed
–7
Unit
Signal
Min
0
0
0
Typ
—*
—
—
Max
66*
66
66
Clk
(PCI clock)
fclk1
(user interface clock)
fclk2
(user interface clock)
MHz
MHz
MHz
Description
(T
I
= 85 °C, V
DD
= min, V
DD
2 = min)
Min
Max
Unit
Source
Destination
intan
(PCI Side)
pciclk
(FPGA Side)
pci_rstn
(FPGA Side)
pci_intan
(FPGA Side)
clk
(PCI Side)
rstn
(PCI Side)
—
—
—
4.601
4.544
2.442
ns
ns
ns
相關PDF資料
PDF描述
OR3TP12-6PS240I Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-SOIC 150mil, T/R
OR3TP12 Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
OR62 OR62 is a 6-input OR gate with 2x drive strength
OR73 7-input OR gate with 3x drive strength.
OR8GU41 DIFFUSED TYPE (HIGH SPEED RECTIFIER APPLICATIONS)
相關代理商/技術(shù)參數(shù)
參數(shù)描述
OR3TP12-6PS240I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC
OR3TP127BA256-DB 功能描述:FPGA - 現(xiàn)場可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
OR3TP127BA352-DB 功能描述:FPGA - 現(xiàn)場可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
OR4 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ORCASeries 4 FPGAs
OR-401045290 制造商:ORTRONICS 功能描述:ORTRONICS 24 PORT MODULAR PATCH PANEL
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*