參數(shù)資料
型號(hào)： OR3TP12-6PS240
英文描述： Single 2.3V 10 MHZ OP, -40C to +125C, 14-SOIC 150mil, T/R
中文描述： 用戶可編程ASIC的特殊功能
文件頁(yè)數(shù)： 17/128頁(yè)
文件大?。?/td> 2450K
代理商： OR3TP12-6PS240
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
Lucent Technologies Inc.
Lucent Technologies Inc.
17
Data Sheet
March 2000
ORCA OR3TP12 FPSC
Embedded Master/Target PCI Interface
PCI Bus Core Detailed Description
(continued)
Parity
The PCI bus core implements all required and optional
features, including the following:
I
Master generates parity on all addresses placed on
the bus.
I
Sending agent generates parity on all data placed on
the bus.
I
Target calculates parity on all addresses received
from the bus.
I
Receiving agent calculates parity on all data
received from the bus.
I
The detected parity error bit in the status register is
set whenever an agent calculates corrupted parity.
I
The signal
perrn
is generated whenever an agent
calculates corrupted data parity and the parity error
response bit is set in the PCI command register.
I
The signal
serrn
is generated whenever an agent
calculates a corrupt address parity.
66 MHz Operation
The PCI bus core is fully compliant to PCI Specification
requirements at all clock rates up to 66 MHz. All
33 MHz requirements are also met.
Timing Budget
The PCI bus core’s timing budget is summarized in
Table 4. Note that the 66 MHz timing requirements only
allow 5 ns for signal proagation (T
PROP
), as compared
to 10 ns at 33 MHz. The effect of the reduction is to
reduce also the number of agents that the bus can sup-
port, although the actual number is not specified in the
PCI Specification and is dependent on the design of
the hardware components. The four components of the
timing budget are T
VAL
(valid output delay), T
PROP
(propagation time), T
SU
(input setup time), and T
SKEW
(clock skew); of these, only T
VAL
and T
SU
are controlled
by the PCI component, and T
PROP
and T
SKEW
are sys-
tem parameters. Table 4 includes a third column (also
shown in the PCI Specification); this column indicates
the performance attainable if all 66 MHz requirements
are met except T
PROP
= 10 ns, which is the 33 MHz
value. In this case, the total budget increases from
15 ns (66 MHz) to 20 ns (50 MHz).
Table 4. Timing Budgets
64-Bit Addressing
The PCI bus core fully supports 64-bit addressing,
whether or not the PCI bus core is configured to utilize
the 64-bit data extension. When the PCI bus core is a
64-bit Target being addressed by 64-bit Master, the PCI
bus core will decode the address one cycle faster so
that dual-address operation will have no performance
impact; see PCI Specification 2.1, Section 3.10.1 for
details.
Section 3.10.1 of the PCI Specification 2.1 also states
that a Master that supports 64-bit addressing must
nevertheless generate requests utilizing a single
address instead of a dual-address when the upper
32 bits are all zeros. This shortens the request time by
one cycle when communicating with 32-bit Targets.
FIFO Memories and Control
The OR3TP12 embedded core contains four FIFO
memories and supporting control logic. Two FIFOs are
for the Master FIFO interface data and two for the Tar-
get FIFO interface data. These FIFOs are configured to
operate in 64-bit mode and can also carry byte enable
bits on a per-byte basis (e.g., a 64-bit FIFO actually
carries 64 bits of data and eight byte enable bits for a
total of 72 bits). All FIFOs have two relevant flags which
extend into the FPGA logic for user application (e.g., a
Target read FIFO on the FPGA side has Full and Full-4
flags extending into the FPGA logic). Clocking for the
FPGA port of all FIFOs is flexible, with options for dif-
ferent clocks for the Master and Target FIFOs, all
sourced by the FPGA logic.
Timing Element 33 MHz 50 MHz 66 MHz
Cycle Time
30.0
Valid Output
Delay
Propagation
Time
Input Setup Time
7.0
Clock Skew
2.0
Unit
ns
ns
20.0
7.5
15.0
6.0
11.0
10.0
6.5
5.0
ns
4.5
1.5
3.0
1.0
ns
ns
相關(guān)PDF資料
PDF描述
OR3TP12-6PS240I Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-SOIC 150mil, T/R
OR3TP12 Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
OR62 OR62 is a 6-input OR gate with 2x drive strength
OR73 7-input OR gate with 3x drive strength.
OR8GU41 DIFFUSED TYPE (HIGH SPEED RECTIFIER APPLICATIONS)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OR3TP12-6PS240I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC
OR3TP127BA256-DB 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
OR3TP127BA352-DB 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
OR4 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ORCASeries 4 FPGAs
OR-401045290 制造商:ORTRONICS 功能描述:ORTRONICS 24 PORT MODULAR PATCH PANEL
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*