- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383723 > OR3TP12-6PS240 Single 2.3V 10 MHZ OP, -40C to +125C, 14-SOIC 150mil, T/R PDF資料下載
參數(shù)資料
| 型號： | OR3TP12-6PS240 |
| 英文描述： | Single 2.3V 10 MHZ OP, -40C to +125C, 14-SOIC 150mil, T/R |
| 中文描述： | 用戶可編程ASIC的特殊功能 |
| 文件頁數(shù)： | 23/128頁 |
| 文件大?。?/td> | 2450K |
| 代理商： | OR3TP12-6PS240 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
Lucent Technologies Inc.
Lucent Technologies Inc.
23
Data Sheet
March 2000
ORCA OR3TP12 FPSC
Embedded Master/Target PCI Interface
Symbol
I/O
Description
Clock
Domain
Master Write Data FIFO Signals
(continued)
mwdata[17:0]
(quad-port mode)
or
datafmfp-
gax[3:0]
,
datafmfpga[31:0]
(dual-port mode)
O
Depending on the OR3TP12 configuration, only one of these buses will be
available to the FPGA application. For Master operations, these buses will
carry the same information, but in different sizes and different bit lanes as sum-
marized below:
Quad-Port Mode
a. Master Command.
Control data decoded by the Master Controller and
FIFO interface
Repeat Burst Length:
mwdata[17]
Dual-Address Indication:
mwdata[16]
Unused:
mwdata[15:13]
Holding Reg. Selector:
mwdata[12]
Master Rd. Byte Enables:
mwdata[11:4]
Master Command Code:
mwdata[3:0]
b. Master Start Address: 32- or 64-bit PCI start address.
Unused:
mwdata[17:16]
Address:
mwdata[15:0]
c. Master Read Burst Count (18 bits): Number of 64-bit words.
Burst Length[17:16]:
mwdata[17:16]
Burst Length[15:0]:
mwdata[15:0]
d. Master Write Data: Write data to PCI bus.
Write Enables:
mwdata[17:16]
Data:
mwdata[15:0]
Master Read Data FIFO Signals
mrdataenn
O
Master Read FIFO Data Output Enable.
This active-low signal enables data
from the Master read data FIFOs onto bus
mrdata
(quad-port mode) or
datatofpga
(dual-port mode,
fifo_sel
= 0).
mrdataenn
must never be asserted
if the Master read FIFO is empty (
mr_emptyn
= 0)
mrdata[17:0]
(quad-port mode)
or
datatofpgax[3:0
],
datatofpga[31:0]
(dual-port mode)
Unused:
Data:
mr_aemptyn
I
Master Read Data FIFO Almost Empty.
This active-low signal indicates that
only four more 64-bit data locations are available to be read from the Master
read data FIFO.
mr_emptyn
I
Master Read Data FIFO Empty.
This active-low signal indicates that the Mas-
ter read data FIFO is empty.
mrdataenn
should never be asserted when
mr_emptyn
is active.
mrlastcycn
I
Master Read Last Data Cycle.
This active-low signal is asserted to indicate
that the accompanying Master read data is the final data word for this opera-
tion.
mrdataenn
must be asserted to receive
mrlastcycn
.
Dual-Port Mode
datafmfpgax[3]
datafmfpgax[2]
datafmfpga[31:29]
datafmfpga[28]
datafmfpga[27:20]
datafmfpga[19:16]
datafmfpgax[3:0]
datafmfpga[31:0]
datafmfpgax[1:0]
datafmfpga[15:0]
datafmfpgax[3:0]
datafmfpga[31:0]
fclk
*
fclk
*
I
Depending on the OR3TP12 configuration, only one of these buses will be
available to the FPGA application. For Master operations, these buses will
carry the same information, but in different sizes as summarized below:
Quad-Port Mode
Master Read Data (16/32 bits)
mrdata[17:16]
mrdata[15:0]
Dual-Port Mode (
fifo_sel
= 0)
datatofpgax[3:0]
datatofpga[31:0]
fclk
*
fclk
*
fclk
*
fclk
*
* The source of the clock (
fclk1
or
fclk2
) for the FIFO interface (Master or Target) is selected in the FPSC configuration manager.
PCI Bus Core Detailed Description
(continued)
Table 6. Embedded Core/FPGA Interface Signals
(continued)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| OR3TP12-6PS240I | Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-SOIC 150mil, T/R |
| OR3TP12 | Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface |
| OR62 | OR62 is a 6-input OR gate with 2x drive strength |
| OR73 | 7-input OR gate with 3x drive strength. |
| OR8GU41 | DIFFUSED TYPE (HIGH SPEED RECTIFIER APPLICATIONS) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| OR3TP12-6PS240I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC |
| OR3TP127BA256-DB | 功能描述:FPGA - 現(xiàn)場可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| OR3TP127BA352-DB | 功能描述:FPGA - 現(xiàn)場可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| OR4 | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ORCASeries 4 FPGAs |
| OR-401045290 | 制造商:ORTRONICS 功能描述:ORTRONICS 24 PORT MODULAR PATCH PANEL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。