參數(shù)資料
型號： OR3TP12-6BA256I
英文描述： Single 2.3V 10 MHZ OP, -40C to +125C, 14-SOIC 150mil, TUBE
中文描述： 用戶可編程ASIC的特殊功能
文件頁數(shù)： 5/128頁
文件大小： 2450K
代理商： OR3TP12-6BA256I
Lucent Technologies Inc.
Lucent Technologies Inc.
5
Data Sheet
March 2000
ORCA OR3TP12 FPSC
Embedded Master/Target PCI Interface
PCI Bus Core Highlights
(continued)
I
Operates at PCI bus speeds up to 66 MHz.
I
Comprises two independent controllers for Master
and Target.
I
Meets/exceeds all requirements for PICMG
*
Hot
Swap Friendly silicon, Full Hot Swap model, per the
CompactPCI
*
Hot Swap Specification, PICMG
2.1
R1.0.
I
PCI SIG Hot-Plug (R1.0) compliant.
I
Four internal FIFOs individually buffer both directions
of both the Master and Target interfaces:
— Both Master FIFOs are 64 bits wide by 32 bits
deep.
— Both Target FIFOs are 64 bits wide by 16 bits
deep.
I
Capable of no-wait-state, full-burst PCI transfers in
either direction, on either the Master or Target inter-
face. Dual 32-bit data paths extend into the FPGA
logic, permitting full-bandwidth, simultaneous bidirec-
tional data transfers of up to 264 Mbytes/s to be sus-
tained indefinitely.
I
Can be configured to provide either two 32-bit buses
(one in each direction) to be multiplexed between
Master and Target, or four independent 16-bit buses.
I
Provides many hardware options in the PCI bus core
that are set during FPGA logic configuration.
I
Operates within the requirements of the PCI 5 V and
3.3 V signaling environments, allowing the same
device to be used in 5 V or 3.3 V PCI systems.
I
FPGA is reconfigurable via the PCI interface configu-
ration space (as well as conventionally), allowing the
FPGA to be field-updated to meet late-breaking
requirements of emerging protocols.
I
Master:
— Generates all defined command codes except
interrupt acknowledge and special cycle.
— Capable of acting as the system's configuration
agent by booting up with the Master logic enabled.
— Provides multiple options to increase PCI bus
bandwidth.
I
Target:
— Responds legally to most command codes: inter-
rupt acknowledge, special cycle, and reserved
commands ignored; memory read multiple and
line handled as memory read; memory write and
invalidate handled as memory write.
— Implements Target abort, disconnect, retry, and
wait cycles.
— Handles delayed transactions.
— Handles fast back-to-back transactions.
— Supports programmable latency timer control.
— Method of handling wait-states is programmable
to allow tailoring to different Target data access
latencies.
— Decodes at medium speed.
I
Supports dual-address cycles (both as Master and
Target).
I
Supports all six base address registers (BARs), as
either memory (32-bit or 64-bit) or I/O. Any legal
page size can be independently specified for each
BAR during FPGA configuration.
I
Provides versatile clocking capabilities with FPGA
clocks sourced from PCI bus clock or elsewhere.
FIFO interface buffers asynchronous clock domains
between the PCI interface and FPGA-based logic.
I
PCI interface timing: meets or exceeds 33 MHz,
50 MHz, and 66 MHz PCI requirements.
I
Standard 256-byte PCI configuration space:
— Class code, revision ID.
— Latency timer.
— Cache line size.
— Subsystem ID.
— Subsystem vendor ID.
— Maximum latency, minimum grant.
— Interrupt line.
— Hot plug/hot swap capability.
* CompactPCIand PICMG are registered trademarks of the PCI
Industrial Computer Manufacturers Group.
Parameter
33 MHz
11.0 ns
7.0 ns
10.0 ns
2.0 ns
30.0 ns
50 MHz
7.5 ns
4.5 ns
6.5 ns
1.5 ns
20.0 ns
66 MHz
6.0 ns
3.0 ns
5.0 ns
1.0 ns
15.0 ns
Device clock = > out
Device setup time
Board prop. delay
Board clock skew
Total budget
相關(guān)PDF資料
PDF描述
OR3TP12-6BA352 Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-PDIP, TUBE
OR3TP12-6BA352I Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-TSSOP, TUBE
OR3TP12-6PS240 Single 2.3V 10 MHZ OP, -40C to +125C, 14-SOIC 150mil, T/R
OR3TP12-6PS240I Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-SOIC 150mil, T/R
OR3TP12 Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OR3TP126BA256I-DB 功能描述:FPGA - 現(xiàn)場可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
OR3TP12-6BA352 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC
OR3TP126BA352-DB 功能描述:FPGA - 現(xiàn)場可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
OR3TP12-6BA352I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC
OR3TP126BAN256-DB 制造商:Lattice Semiconductor Corporation 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*