參數(shù)資料
型號： OR3TP12-6BA256I
英文描述： Single 2.3V 10 MHZ OP, -40C to +125C, 14-SOIC 150mil, TUBE
中文描述： 用戶可編程ASIC的特殊功能
文件頁數(shù)： 46/128頁
文件大?。?/td> 2450K
代理商： OR3TP12-6BA256I
46
Lucent Technologies Inc.
ORCAOR3TP12 FPSC
Embedded Master/Target PCI Interface
Data Sheet
March 2000
PCI Bus Core Master Controller
Detailed Description
(continued)
To enter the dual-port data phase,
maenn
is deas-
serted,
mrdataenn
is asserted,
fifo_sel
is deasserted,
and a valid 32-bit word of data will be provided on bus
datatofpga
, providing the read data FIFO is not empty
(
mr_emptyn
= 1). For a 32-bit transfer on a
32-bit PCI bus (
pci_64bit
= 0), the Master FIFO inter-
face will assert the signal
mrlastcycn
during the only
clock of the data phase. The completion of the data
phase is indicated by
mrlastcycn
being asserted,
requiring
mrdataenn
asserted, and the final data word.
For quad-port mode (Figure 10), the command/address
phase starts with the command and read burst length
transferring on the bus
mwdata
in sequential 18-bit
segments. The 18-bit Master command will be trans-
ferred first on
mwdata
, followed the 18-bit read burst
length, with both validated by an asserted
maenn
. The
32-bit address will be split into two 16-bit components
with the LSB being transferred first, also validated by
an asserted
maenn
. The command/address phase will
require four clock cycles, and
mwlastcycn
will be
asserted on the final or MSB component of the
address.
In the data phase of the quad-port mode, the read data
will be transferred in 16-bit segments on bus
mrdata.
The read data phase will require two clock cycles to
transfer the 32-bit read data word across the 16-bit bus
mrdata
, providing
mrdataen
is asserted, and the read
data FIFOs are not empty (
mr_emptyn
= 1).
mrlast-
cycn
will be deasserted for the first 16-bit LSB of the
read data word, and asserted for the final 16-bit MSB
component.
Following this command/address setup, execution
begins on the PCI bus. Figure 11 shows the timing of a
typical transaction with a remote Target. The transac-
tion results in a normal completion. The remote Target
supports fast decode, and the protocol and timing are
as required by the PCI Specification.
5-7352(F)
Figure 9. Master Read Single (FIFO Interface, Dual-Port)
T0
T1
T2
T3
T4
TN
TN+1
TN+2
TN+3
0
1
0
0
BRST/CMD
ADRS
DATA
fclk
m_ready
mstatecntr
ma_fulln
datafmfpga
maenn
mwlastcycn
datatofpga
fifo_sel
mr_emptyn
mrdataenn
mrlastcycn
相關(guān)PDF資料
PDF描述
OR3TP12-6BA352 Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-PDIP, TUBE
OR3TP12-6BA352I Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-TSSOP, TUBE
OR3TP12-6PS240 Single 2.3V 10 MHZ OP, -40C to +125C, 14-SOIC 150mil, T/R
OR3TP12-6PS240I Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-SOIC 150mil, T/R
OR3TP12 Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OR3TP126BA256I-DB 功能描述:FPGA - 現(xiàn)場可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
OR3TP12-6BA352 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC
OR3TP126BA352-DB 功能描述:FPGA - 現(xiàn)場可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
OR3TP12-6BA352I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC
OR3TP126BAN256-DB 制造商:Lattice Semiconductor Corporation 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*