- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359677 > MT93L04AG2 (ZARLINK SEMICONDUCTOR INC) 128-Channel Voice Echo Canceller PDF資料下載
參數(shù)資料
| 型號： | MT93L04AG2 |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | 128-Channel Voice Echo Canceller |
| 中文描述： | DATACOM, ISDN ECHO CANCELLER, PBGA365 |
| 封裝： | 27 X 27 MM, 2.33 MM HEIGHT, LEAD FREE, MS-034, BGA-365 |
| 文件頁數(shù)： | 32/56頁 |
| 文件大?。?/td> | 903K |
| 代理商： | MT93L04AG2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
MT93L04
Data Sheet
32
Zarlink Semiconductor Inc.
Figure 8 - Memory Mapping
Power Up Sequence
On power up, the RESET pin must be held low for 100
μ
s. Forcing the RESET pin low will put the MT93L00 in
power down state. In this state, all internal clocks are halted, D<7:0>, Sout, Rout, DTA and IRQ pins are tristated.
The 16 Main Control Registers, the Interrupt FIFO Register and the Test Register are reset to zero.
When the RESET pin returns to logic high and a valid MCLK is applied, the user must wait 500
μ
s for PLL to lock.
C4i and F0i can be active during this period. Once the PLL has locked, the user must power up the 16 groups of
echo cancellers individually, by writing a “1” into the PWUP bit in each group of echo canceller’s Main Control
Register.
For each group of echo cancellers, when the PWUP bit toggles from zero to one, echo cancellers A and B execute
their initialization routine. The initialization routine sets their registers, Base Address+00H to Base Address+3FH, to
the default Reset Value and clears the Adaptive Filter coefficients. Two frames are necessary for the initialization
routine to execute properly.
Once the initialization routine is executed, the user can set the per channel Control Registers, Base Address+00H
to Base Address+3FH, for the specific application.
Power Management
Each group of echo cancellers can be placed in Power Down mode by writing a “0” into the PWUP bit in their
respective Main Control Register. When a given group is in Power Down mode, the corresponding PCM data are
bypassed from Rin to Rout and from Sin to Sout with two frames delay. Refer to the Main Control Register section
for description.
0000h -->
Channel 0, EC A Ctrl/Stat Registers
001Fh
0020h -->
Channel 1, EC B Ctrl/Stat Registers
003Fh
0040h -->
Channel 2, EC A Ctrl/Stat Registers
005Fh
0060h -->
Channel 3, EC B Ctrl/Stat Registers
007Fh
03C0h -->
Channel 30, EC A Ctrl/Stat Registers
03DFh
03E0h -->
Channel 31, EC B Ctrl/Stat Registers
03FFh
0400h --> 040Fh
Main Control Registers <15:0>
Group 0
Echo
Cancellers
Registers
Groups 2 --> 14
Echo Cancellers
Registers
Group 1
Echo
Cancellers
Registers
Group 15
Echo
Cancellers
Registers
0410h
Interrupt FIFO Register
0411h
Test Register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT93L00AB | Multi-Channel Voice Echo Canceller |
| MT93L00AV | Multi-Channel Voice Echo Canceller |
| MT91L60ASR | 3 Volt Multi-Featured Codec (MFC) |
| MT91L61ASR | 3 Volt Multi-Featured Codec (MFC) |
| MT91L61ASR1 | 3 Volt Multi-Featured Codec (MFC) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT93L16 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:AEC with Noise Reduction & Codecs for Digital Hands-Free Communication |
| MT93L16AF | 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 2CH G.711 W/OUT TONE DETECTION 48TQFP - Rail/Tube |
| MT93L16AQ | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:CMOS Low-Voltage Acoustic Echo Canceller |
| MT93L16AQ1 | 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 2CH G.711 W/OUT TONE DETECTION 36QSOP - Rail/Tube 制造商:Microsemi Corporation 功能描述:PB FREE LOW VOLT ACOUSTIC ECHO CANCELLER 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC ECHO CANCEL ACOUSTIC 36SSOP 制造商:Microsemi Corporation 功能描述:IC ECHO CANCEL ACOUSTIC 36SSOP |
| MT94030049 MOD | 制造商:3M Electronic Products Division 功能描述:MOLD TECH ASSY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。