參數(shù)資料
型號: M7A3PE600-FFGG256I
元件分類: FPGA
英文描述: FPGA, 600000 GATES, PBGA256
封裝: 1 MM PITCH, GREEN, FBGA-256
文件頁數(shù): 6/168頁
文件大?。?/td> 1335K
代理商: M7A3PE600-FFGG256I
ProASIC3E Flash Family FPGAs
A d v an c ed v0 . 5
3-35
3.3 V PCI, 3.3 V PCI-X
Peripheral Component Interface for 3.3 V standard specifies support for 33 MHz and 66 MHz PCI Bus applications.
AC loadings are defined per the PCI/PCI-X specifications for the datapath; Actel loadings for enable path
characterization are described in Figure 3-10.
AC loading are defined per PCI/PCI-X specifications for the datapath; Actel loading for tristate is described in Table 3-42.
Timing Characteristics
Table 3-41 Minimum and Maximum DC Input and Output Levels
3.3 V PCI/PCI-X
VIL
VIH
VOL
VOH
IOL
IOH
IOSL
IOSH
IIL
IIH
Drive Strength
Min, V Max, V Min, V Max, V Max, V Min, V
mA
Max, mA1 Max, mA1 A2 A2
Per PCI specification
Per PCI curves
10
Notes:
1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
2. Currents are measured at 85°C junction temperature.
Figure 3-10 AC Loading
Table 3-42 AC Waveforms, Measuring Points, and Capacitive Loads
Input Low (V)
Input High (V)
Measuring Point* (V)
VREF (Typ) (V)
CLOAD (pF)
0
3.3
0.285 * VCCI for tDP(R)
0.615 * VCCI for tDP(F)
–10
Note: *Measuring point = Vtrip. See Table 3-15 on page 3-17 for a complete table of trip points.
Table 3-43 3.3 V PCI/PCI-X
Commercial-Case Conditions: TJ = 70°C, Worst Case VCC = 1.425 V, Worst Case VCCI = 3.0 V
Speed Grade
tDOUT
tDP
tDIN
tPY
tPYS
tEOUT
tZL
tZH
tLZ
tHZ
tZLS
tZHS Units
–F
0.79
3.37
0.05
1.26
2.01
0.51
3.43
2.40
3.93
4.34
6.12
5.08
ns
Std.
0.66
2.81
0.04
1.05
1.67
0.43
2.86
2.00
3.28
3.61
5.09
4.23
ns
–1
0.56
2.39
0.04
0.89
1.42
0.36
2.43
1.70
2.79
3.07
4.33
3.60
ns
–2
0.49
2.09
0.03
0.78
1.25
0.32
2.13
1.49
2.45
2.70
3.80
3.16
ns
Note: For specific junction temperature and voltage-supply levels, refer to Table 3-6 on page 3-4 for derating values.
Test Point
Enable Path
R to V
for t /t /t
CCI
LZ ZL
ZLS
10 pF for t
/t
/t /t
ZH ZHS
ZLS
ZL
5 pF for tHZ /tLZ
R to GND for t
/t
HZ
ZH
ZHS
R = 1 k
Test Point
Datapath
R = 25
R to VCCI for tDP (F)
R to GND for tDP (R)
相關(guān)PDF資料
PDF描述
M7A3PE600-FFGG484I FPGA, 600000 GATES, PBGA484
M7A3PE600-FPQ208I FPGA, 600000 GATES, PQFP208
M7A3PE600-FPQG208I FPGA, 600000 GATES, PQFP208
M7R-R63FAJFREQ CRYSTAL OSCILLATOR, CLOCK, 80.001 MHz - 125 MHz, CMOS/TTL OUTPUT
M7R-R68TAJFREQ CRYSTAL OSCILLATOR, CLOCK, 80.001 MHz - 125 MHz, CMOS/TTL OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M7A5 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEDIUM CURRENT SILICON RECTIFIERS
M7A9 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEDIUM CURRENT SILICON RECTIFIERS
M7AFS600-1FG256 制造商:Microsemi Corporation 功能描述:FPGA FUSION 600K GATES 1282.05MHZ 130NM 1.5V 256FBGA - Trays 制造商:Microsemi SOC Products Group 功能描述:FPGA FUSION 600K GATES 1282.05MHZ 130NM 1.5V 256FBGA - Trays
M7AFS600-1FG256ES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:Actel Fusion Mixed-Signal FPGAs
M7AFS600-1FG256I 制造商:Microsemi Corporation 功能描述:FPGA FUSION 600K GATES 1282.05MHZ 130NM 1.5V 256FBGA - Trays 制造商:Microsemi SOC Products Group 功能描述:FPGA FUSION 600K GATES 1282.05MHZ 130NM 1.5V 256FBGA - Trays