![](http://datasheet.mmic.net.cn/280000/M37902F8CHP_datasheet_16084061/M37902F8CHP_101.png)
101
M37902FCCHP, M37902FGCHP, M37902FJCHP
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
Notes 1:
In the flash memory mode, the read/programming/erase
operation cannot be performed for areas except for the
internal flash memory area.
2:
The boot ROM area can be reprogrammed only in the
flash memory parallel I/O mode. When the boot ROM
area is read out by the CPU, these addresses are shifted
to addresses 00C000
16
–00FFFF
16
(byte addresses).
3:
The reserved area for the serial programmer is assigned
to addresses FFB0
16
–FFBF
16
(byte addresses). When
the flash memory serial I/O mode is used, do not
program to this area.
16 Kbytes
001FFF
16
Boot ROM area
User ROM area
32 Kbytes
2 Kbytes
8 Kbytes
8 Kbytes
01FFFF
16
020000
16
003FFF
16
004000
16
005FFF
16
006000
16
007FFF
16
008000
16
00FFFF
16
010000
16
00FFFF
16
010000
16
001FFF
16
002000
16
002FFF
16
003000
16
003FFF
16
004000
16
007FFF
16
008000
16
003800
16
001C00
16
Byte Address
Word Address
000000
16
003FFF
16
000000
16
Byte Addresses
Word Addresses
64 Kbytes
Total 498 Kbytes
64 Kbytes
64 Kbytes
02FFFF
16
030000
16
017FFF
16
018000
16
03FFFF
16
040000
16
01FFFF
16
020000
16
64 Kbytes
04FFFF
16
050000
16
027FFF
16
028000
16
64 Kbytes
05FFFF
16
060000
16
02FFFF
16
030000
16
64 Kbytes
06FFFF
16
070000
16
037FFF
16
038000
16
64 Kbytes
07FFFF
16
03FFFF
16
FLASH MEMORY MODE
These microcomputers contain the DINOR (DIvided bit line NOR)-
type flash memory; and single-power-supply reprogramming is avail-
able to this. These microcomputers have the following three modes,
enabling reading/programming/erasure for the flash memory:
Flash memory parallel I/O mode and Flash memory serial I/O
mode, where the flash memory is handled by using an external pro-
grammer.
CPU reprogramming mode, where the flash memory is handled by
the central processing unit (CPU).
As shown in Figures 106 to 108, the flash memory is divided into
several blocks, and erasure per block is possible.
Each of these blocks is provided with a lock bit, which determines the
validity of erasure/program execution. Therefore, data protection per
Fig 106. M37902FJCHP: block configuration of internal flash memory
block is possible.
This internal flash memory has the boot ROM area storing the repro-
gramming control software for reprogramming in the CPU repro-
gramming mode and flash memory serial I/O mode, as well as the
user ROM area storing a certain control software for the normal op-
eration in the microcomputer mode.
Although our reprogramming control firmware for the flash memory
serial I/O mode has been stored into this boot ROM area on ship-
ment, the user-original reprogramming control software which is
more appropriate for the user’s system is reprogrammable into this
area, instead. Note that the reprogramming for the boot ROM area is
enabled only in the flash memory parallel I/O mode.