![](http://datasheet.mmic.net.cn/280000/M37754M8C-XXXGP_datasheet_16084055/M37754M8C-XXXGP_54.png)
MITSUBISHI MICROCOMPUTERS
M37754M8C-XXXGP, M37754M8C-XXXHP
M37754S4CGP, M37754S4CHP
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
54
PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.
____
Once transmission has started, the TEi flag, TIi flag, and CTSi signal
(if CTSi input is selected ) are ignored until data transmission is com-
pleted.
Therefore, transmission does not stop until it completes event if the
TEi flag is cleared during transmission.
____
CTSi is checked while the T
END
i signal shown in Figure 65 is “H”.
Therefore, data can be transmitted continuously if the next transmis-
sion data is written in the transmit buffer register and TIi flag is
cleared to “0” before the T
END
i signal goes “H”.
Bit 3 (T
X
EPTYi flag) of UARTi Transmit/Receive control register 0
changes to “1” at the next cycle just after the T
END
i signal goes “H”
and changes to “0” when transmission starts. Therefore, this flag can
be used to determine whether data transmission is completed.
When the TIi flag changes from “0” to “1”, the interrupt request bit of
the UARTi transmit interrupt control register is set to “1”.
Transmission
Transmission is started when bit 0 (TEi flag) of UARTi Transmit/Re-
ceive control register 1 is “1”, bit 1 (TIi flag) is “0”, and CTSi input is
“L” if CTSi input is selected. As shown in Figures 65 and 66, data is
output from the T
X
Di pin with the stop bit or parity bit specified by bits
4 to 6 of UARTi Transmit/Receive mode register. The data is output
from the least significant bit.
The TIi flag indicates whether the transmit buffer is empty or not. It is
cleared to “0” when data is written in the transmit buffer, and is set to
“1” when the contents of the transmit buffer register is transferred to
the transmit register.
When the transmit register becomes empty after the contents has
been transmitted, data is transferred automatically from the transmit
buffer register to the transmit register if the next transmit start condi-
tion is satisfied.
Fig. 65 Transmit timing example when 8-bit asynchronous communication with parity and 1 stop bit selected
Fig. 66 Transmit timing example when 9-bit asynchronous communication with no parity and 2 stop bits selected
(1/Pf
i
or 1/f
EXT
)
×
(n
+
1)
×
16
Written in transmit buffer register
Transmission clock
TE
i
TI
i
CTS
i
T
ENDi
T
X
D
i
T
X
EPTY
i
D
0
D
1
ST
Start bit
Parity bit Stop bit
D
2
D
3
D
4
D
5
D
6
D
7
P
SP ST D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
P
SP
ST D
0
D
1
Transmit register
←
Transmit
buffer register
Stopped because TE
i
= “0”
(1/Pf
i
or 1/f
EXT
)
×
(n
+
1)
×
16
Written in transmit buffer register
Transmission clock
TE
i
TI
i
T
ENDi
T
X
D
i
T
X
EPTY
i
D
0
D
1
ST
D
2
D
3
D
4
D
5
D
6
D
7
D
8
SP
SP
ST D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
8
SP SP
ST D
0
D
2
D
1
Transmit register
←
Transmit
buffer register
Stopped because TE
i
= “0”
Start bit
Stop bit
Stop bit