參數(shù)資料
型號(hào)： INT5130CS
廠商： Electronic Theatre Controls, Inc.
英文描述： Integrated Powerline MAC/PHY Transceiver
中文描述： 綜合電力線MAC /物理層收發(fā)器
文件頁(yè)數(shù)： 29/38頁(yè)
文件大小： 1352K
代理商： INT5130CS
INTELLON CONFIDENTIAL
Rev 8.1
29
ADVANCE INFORMATION
INT5130 Integrated Powerline MAC /PHY Transceiver Technical Data Sheet
AGC Circuitry
The INT5130 receives 10-bit digitized samples from the INT1000 and uses them to adjust the Switched
Gain Amplifier (SGA) gain to maintain optimum signal level at the input of the ADC. The AGC[7:0] control
bus is used to pass a Gain Control Value (GCV) to the SGA. If the AGCENC_N input pin is low, the GCV is
encoded on pins [3:0] of the AGC[7:0] control bus. If the AGCENC_N input pin is high, the GCV is decoded
on pins [7:0] of the AGC[7:0] control bus with pins [7:4] selecting the gain switch setting for the first stage
amplifier and pins [3:0] selecting the gain switch setting for the second stage amplifier.
GCV (AGCENC_N = 0)
AGC[3:0]
0 0 0 0
0 0 0 1
0 0 1 0
0 0 1 1
0 1 0 0
0 1 0 1
0 1 1 0
0 1 1 1
GCV (AGCENC_N = 1)
AGC[7:4] AGC[3:0]
0 0 0 0 0 0 0 0
1 0 0 0 1 0 0 0
0 1 0 0 1 0 0 0
0 0 1 0 1 0 0 0
0 0 0 1 1 0 0 0
0 0 0 1 0 1 0 0
0 0 0 1 0 0 1 0
0 0 0 1 0 0 0 1
Front End Gain
(dB)
OFF
0
8
16
24
32
40
48
Note
Mute RX during TX mode
Table 11: RX Gain Control Values
AGC DC Characteristics
Symbol
V
OH
V
OL
t
R
t
F
Conditions: 1) V
DD
= 3.3V, C
L
= 15pF, R
L
= 1K
Parameter
Conditions
1
1
1
1
Min
2.1
Typical
Max
Unit
V
V
ns
ns
HIGH level output voltage
LOW level output voltage
Rise time
Fall time
0.9
5
5
Table 12: AGC IDC Characteristics
SPI Master Interface
The SPI Master interface gives the system designer the option of providing the INT5130 with the necessary
configuration information from a simple, SPI-controlled E
2
PROM as opposed to supplying this information via
PowerPacket MAC management frames (transmitted over the MII interface). The information stored in the
E
2
PROM is intended to initialize the INT5130 with specific information that will not be changed throughout its
normal course of operation. For specific features that require real-time control, such as those features found
within the Set Transmit Characteristics MAC management frame, this information must be provided via the MAC
management frames and not from the E
2
PROM.
The E
2
PROM must be an Atmel AT93C46 programmed in 8-bit mode, or equivalent.
相關(guān)PDF資料
PDF描述
INTENSI-FI DRAFT-802.11n PRODUCT FAMILY
IP1001 Full Function Synchronous Buck Power Block
IP1202 Dual Output Full Function 2 Phase Synchronous Buck Power Block Integrated Power Semiconductors, PWM Control & Passives
IP2002 Synchronous Buck Synchronous Buck Integrated Power Semiconductors, Drivers & Passives
IP2003 MULTIPHASE OPTIMIZED LGA POWER BLOCK
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
INT5200A0TR 制造商:INTELLON 功能描述:
INT57P7089 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:IBM 功能描述:
INT57P7090 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:IBM 功能描述:
INT57P7091 制造商:IBM 功能描述:
INT62XXX15 制造商:Kessler-Ellis Products 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*