參數(shù)資料
型號(hào)： INT5130CS
廠商： Electronic Theatre Controls, Inc.
英文描述： Integrated Powerline MAC/PHY Transceiver
中文描述： 綜合電力線(xiàn)MAC /物理層收發(fā)器
文件頁(yè)數(shù)： 24/38頁(yè)
文件大小： 1352K
代理商： INT5130CS
INTELLON CONFIDENTIAL
Rev 8.1
24
ADVANCE INFORMATION
INT5130 Integrated Powerline MAC /PHY Transceiver Technical Data Sheet
On transmit, the INT5130 asserts GPSI_TXBSY some time after GPSI_TXEN becomes active, and
drops GPSI_TXBSY after GPSI_TXEN goes inactive AND when the INT5130 is ready to accept
another packet for transmission. When GPSI_TXBSY falls, the external host controller may assert
GPSI_TXEN again if there is another packet to send.
GPSI_TXBSY does not affect nor reflect the receive side of the channel. Once packets start arriving
off of the powerline medium and begin transmission to the external host controller over the GPSI
interface, the external host controller MUST be ready to receive or the packet can be lost.
GPSI_TXEN:
GPSI_TXEN from the external host provides the framing for the Ethernet packet. An
active GPSI_TXEN indicates to the INT5130 that data on GPSI_TXD should be sampled using
GPSI_TXCLK.
GPSI_TXD:
GPSI_TXD contains the data to be transmitted and transitions synchronously with
respect to GPSI_TXCLK. It is generally assumed that the data will contain a properly formatted
Ethernet frame (see MII Frame Structure above). That is, the first bits on GPSI_TXD correspond to
the preamble, followed by Start Frame Delimiter (SFD) and the rest of the Ethernet frame (DA, SA,
length/type, data, CRC).
SPI Slave Interface
The INT5130 implements a SPI Slave port that when connected to an external host controller containing a
SPI Master, can be used to control access to the two configuration registers. The SPI Slave port uses a
16-bit control field (msb first) consisting of a 6-bit command field, a 5-bit reserved field, and a 5-bit address
field to control access to the two configuration registers detailed above. Following the control field, the 16-
bit register contents are written or read based on the command field.
Control Field
8
Reserved Field
3
15
14
Command Field
4
3
13
12
11
10
9
7
6
5
4
3
2
1
0
Address Field
3
2
Register function
5
2
1
0
4
2
1
0
4
1
0
Write PLCSR0
(Control Register)
Read PLCSR0
(Control Register)
Write PLCSR1
(Status Register)
Read PLCSR1
(Status Register)
L
L
L
L
H
L
H
L
L
L
L
L
L
L
L
L
L
L
L
L
H
H
H
L
L
L
L
L
L
L
L
L
L
L
L
L
H
L
H
L
L
L
L
L
L
L
L
H
L
L
L
L
H
H
H
L
L
L
L
L
L
L
L
H
Table 7: SPI Slave Command Summary
相關(guān)PDF資料
PDF描述
INTENSI-FI DRAFT-802.11n PRODUCT FAMILY
IP1001 Full Function Synchronous Buck Power Block
IP1202 Dual Output Full Function 2 Phase Synchronous Buck Power Block Integrated Power Semiconductors, PWM Control & Passives
IP2002 Synchronous Buck Synchronous Buck Integrated Power Semiconductors, Drivers & Passives
IP2003 MULTIPHASE OPTIMIZED LGA POWER BLOCK
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
INT5200A0TR 制造商:INTELLON 功能描述:
INT57P7089 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:IBM 功能描述:
INT57P7090 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:IBM 功能描述:
INT57P7091 制造商:IBM 功能描述:
INT62XXX15 制造商:Kessler-Ellis Products 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*