參數(shù)資料
型號: IDT82V3202NLG
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 56/117頁
文件大?。?/td> 0K
描述: IC PLL WAN EBU SGL 68-VFQFPN
標(biāo)準(zhǔn)包裝: 21
類型: 時(shí)鐘/頻率發(fā)生器,多路復(fù)用器
PLL:
主要目的: 以太網(wǎng),SONET/SDH,Stratum
輸入: CMOS
輸出: CMOS,LVDS,PECL
電路數(shù): 1
比率 - 輸入:輸出: 2:2
差分 - 輸入:輸出: 無/是
頻率 - 最大: 622.08MHz
電源電壓: 3 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 68-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 68-VFQFPN(10x10)
包裝: 托盤
其它名稱: 82V3202NLG
IDT82V3202
EBU WAN PLL
I2C Programming Interface
43
September 11, 2009
4.1.1
DATA TRANSFER FORMAT
Two kinds of data transfer formats are supported by the
IDT82V3202:
Slave-receiver mode (Write);
Slave-transmitter mode (Read);
4.1.1.1
Slave-receiver Mode (Write)
The Slave-receiver mode is as shown in Figure 14.
The Master device asserts the slave address followed by the Write
bit. The Slave device acknowledges and the Master device delivers the
address byte. The Slave device again acknowledges before the Master
device sends the data byte. The Slave device acknowledges each byte,
and the entire transaction is finished with a STOP condition.
Figure 14. Slave-receiver Mode
4.1.1.2
Slave-transmitter Mode (Read)
The Slave-transmitter mode is as shown in Figure 15.
First the Master device must write an address byte to the slave
device. Then it must follow that address byte with a repeated START
condition to denote a read from that device’s address. The Slave device
then returns one byte data corresponding the address. Note that there is
no STOP condition before the repeated STRAT condition, and that a no-
acknowledge (NACK) signifies the end of the read transfer.
Figure 15. Slave-transmitter Mode
A
S
17
1
8
1
81
1
Slave Address
Wr
Address Byte
Data Byte
P
S
Start Condition
Wr
Write (bit value of 0)
Master-to-Slave
Slave-to-Master
Acknowledge (this bit position may be ‘0’ for an ACK or ‘1’ for a NACK)
A
Stop Condition
P
S
Slave Address
Wr
Address Byte
A
S
Slave Address
Rd
A
Data Byte
A
P
11
8
1
7
1
8
1
7
1
S
Start Condition
Rd
Read (bit value of 1)
Wr
Write (bit value of 0)
Stop Condition
Master-to-Slave
Slave-to-Master
P
Acknowledge (this bit position may be ‘0’ for an ACK or ‘1’ for a NACK)
A
相關(guān)PDF資料
PDF描述
IDT82V3255TFG IC PLL WAN SMC STRATUM 3 64-TQFP
IDT82V3280APFG IC PLL WAN SE STRATUM 2 100TQFP
IDT82V3285AEQG IC PLL WAN SE STRATUM 100TQFP
IDT82V3285EQG IC PLL WAN SE STRATUM 100TQFP
IDT82V3288BCG IC PLL WAN 3E STRATUM 2 208CABGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT82V3202NLG8 功能描述:IC PLL WAN EBU SGL 68-VFQFPN RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
IDT82V3202NLGBLANK 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:EBU WAN PLL
IDT82V3255 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:WAN PLL
IDT82V3255_08 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:WAN PLL
IDT82V3255DK 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:WAN PLL