- 您現在的位置：買賣IC網 > PDF目錄370620 > HM5212805F (Hitachi,Ltd.) 128M LVTTL interface SDRAM(128M LVTTL 接口同步DRAM) PDF資料下載
參數資料
| 型號： | HM5212805F |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 128M LVTTL interface SDRAM(128M LVTTL 接口同步DRAM) |
| 中文描述： | 128M的LVTTL接口的SDRAM（128M的LVTTL接口同步的DRAM） |
| 文件頁數： | 7/63頁 |
| 文件大?。?/td> | 858K |
| 代理商： | HM5212805F |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁
HM5212165F/HM5212805F-75/A60/B60
7
Pin Functions
CLK (input pin):
CLK is the master clock input to this pin. The other input signals are referred at CLK
rising edge.
CS
(input pin):
When
CS
is Low, the command input cycle becomes valid. When
CS
is High, all inputs are
ignored. However, internal operations (bank active, burst operations, etc.) are held.
RAS
,
CAS
and
WE
(input pins):
Although these pin names are the same as those of conventional DRAMs,
they function in a different way. These pins define operation commands (read, write, etc.) depending on the
combination of their voltage levels. For details, refer to the command operation section.
A0 to A11 (input pins):
Row address (AX0 to AX11) is determined by A0 to A11 level at the bank active
command cycle CLK rising edge. Column address (AY0 to AY8; HM5212165F, AY0 to AY9;
HM5212805F) is determined by A0 to A8 or A9 (A8; HM5212165F, A9; HM5212805F) level at the read or
write command cycle CLK rising edge. And this column address becomes burst access start address. A10
defines the precharge mode. When A10 = High at the precharge command cycle, all banks are precharged.
But when A10 = Low at the precharge command cycle, only the bank that is selected by A12/A13 (BS) is
precharged. For details refer to the command operation section.
A12/A13 (input pin):
A12/A13 are bank select signal (BS). The memory array of the HM5212165F, the
HM5212805F is divided into bank 0, bank 1, bank 2 and bank 3. HM5212165F contain 4096-row
×
512-
column
×
16-bit. HM5212805F contain 4096-row
×
1024-column
×
8-bit. If A12 is Low and A13 is Low,
bank 0 is selected. If A12 is High and A13 is Low, bank 1 is selected. If A12 is Low and A13 is High, bank 2
is selected. If A12 is High and A13 is High, bank 3 is selected.
CKE (input pin):
This pin determines whether or not the next CLK is valid. If CKE is High, the next CLK
rising edge is valid. If CKE is Low, the next CLK rising edge is invalid. This pin is used for power-down
mode, clock suspend mode and self refresh mode.
DQM, DQMU/DQML (input pins):
DQM, DQMU/DQML controls input/output buffers.
Read operation: If DQM, DQMU/DQML is High, the output buffer becomes High-Z. If the DQM,
DQMU/DQML is Low, the output buffer becomes Low-Z. (The latency of DQM, DQMU/DQML during
reading is 2 clocks.)
Write operation: If DQM, DQMU/DQML is High, the previous data is held (the new data is not written). If
DQM, DQMU/DQML is Low, the data is written. (The latency of DQM, DQMU/DQML during writing is 0
clock.)
DQ0 to DQ15 (DQ pins):
Data is input to and output from these pins (DQ0 to DQ15; HM5212165F, DQ0
to DQ7; HM5212805F).
V
CC
and V
CC
Q (power supply pins):
3.3 V is applied. (V
CC
is for the internal circuit and V
CC
Q is for the
output buffer.)
V
SS
and V
SS
Q (power supply pins):
Ground is connected. (V
SS
is for the internal circuit and V
SS
Q is for the
output buffer.)
相關PDF資料 |
PDF描述 |
|---|---|
| HM5212165F | 128M LVTTL interface SDRAM(128M LVTTL 接口同步DRAM) |
| HM5225165BTT-75 | 256M LVTTL interface SDRAM 133 MHz/100 MHz 4-Mword 】 16-bit 】 4-bank/8-Mword 】 8-bit 】 4-bank /16-Mword 】 4-bit 】 4-bank PC/133, PC/100 SDRAM |
| HM5225805BLTT-A6 | 256M LVTTL interface SDRAM 133 MHz/100 MHz 4-Mword 】 16-bit 】 4-bank/8-Mword 】 8-bit 】 4-bank /16-Mword 】 4-bit 】 4-bank PC/133, PC/100 SDRAM |
| HM5225405B-B6 | 256M LVTTL interface SDRAM 133 MHz/100 MHz 4-Mword 】 16-bit 】 4-bank/8-Mword 】 8-bit 】 4-bank /16-Mword 】 4-bit 】 4-bank PC/133, PC/100 SDRAM |
| HM5225405BLTT-75 | POT 20K OHM 9MM HORZ NO BUSHING |
相關代理商/技術參數 |
參數描述 |
|---|---|
| HM5212805FLTD-75 | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M LVTTL interface SDRAM 133 MHz/100 MHz 2-Mword × 16-bit × 4-bank/4-Mword × 8-bit × 4-bank PC/133, PC/100 SDRAM |
| HM5212805FLTD-A60 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:128M LVTTL interface SDRAM 133 MHz/100 MHz 2-Mword X 16-bit X 4-bank/4-Mword X 8-bit X 4-bank PC/133, PC/100 SDRAM |
| HM5212805FLTD-B60 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:128M LVTTL interface SDRAM 133 MHz/100 MHz 2-Mword X 16-bit X 4-bank/4-Mword X 8-bit X 4-bank PC/133, PC/100 SDRAM |
| HM5212805FTD-75 | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M LVTTL interface SDRAM 133 MHz/100 MHz 2-Mword × 16-bit × 4-bank/4-Mword × 8-bit × 4-bank PC/133, PC/100 SDRAM |
| HM5212805FTD-A60 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:128M LVTTL interface SDRAM 133 MHz/100 MHz 2-Mword X 16-bit X 4-bank/4-Mword X 8-bit X 4-bank PC/133, PC/100 SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。