- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97874 > EC000UM EC000 Core User＇s Manual (SCM68000) PDF資料下載
參數(shù)資料
| 型號(hào)： | EC000UM |
| 英文描述： | EC000 Core User＇s Manual (SCM68000) |
| 中文描述： | EC000核心用戶手冊(cè)（SCM68000） |
| 文件頁數(shù)： | 8/145頁 |
| 文件大?。?/td> | 829K |
| 代理商： | EC000UM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁
Exception Processing
4-20
EC000 CORE PROCESSOR USER’S MANUAL
MOTOROLA
Interrupt requests should be maintained on the interrupt control signals IPLB2–IPLB0 until
the interrupt acknowledge bus cycle is initiated to guarantee that the interrupt will be recog-
nized.
4.3.2.1 LEVEL SEVEN INTERRUPTS. Level seven interrupts are handled differently than
interrupt levels one through six. A level seven interrupt is a nonmaskable interrupt; therefore,
a seven in the interrupt mask does not disable a level seven interrupt.
Level seven interrupts are edge triggered by a transition from a lower priority request to the
level seven request, as opposed to interrupt levels one through six, which are level sensitive.
Therefore, if IPLB2-IPLB0 remain at level seven, the SCM68000 will only recognize one lev-
el seven interrupt since only one transition from a lower level request to a level seven re-
quest occurred. For the processor to recognize a level seven interrupt followed by another
level seven interrupt, one of the two following sequences must occur:
1. The interrupt request level on the interrupt control pins changes from a lower request
level to level seven and remains at level seven until the interrupt acknowledge bus cy-
cle begins. Later, the interrupt request level returns to a lower interrupt request level
and then back to level seven, causing a second transition on the interrupt control lines.
2. The interrupt request level on the interrupt control pins changes from a lower request
level to level seven and remains at level seven. If the interrupt handling routine for the
level seven interrupt lowers the interrupt mask level, a second level seven interrupt will
be recognized even though no transition has occurred on the interrupt control pins. Af-
ter the level seven interrupt handling routine completes, the SCM68000 will compare
the interrupt mask level to the interrupt request level on IPLB2-IPLB0. Since the inter-
rupt mask level will be lower than the requested level, the interrupt mask will be set
back to level seven. The level seven request on IPLB2-IPLB0 must be held until the
second interrupt acknowledge bus cycle has begun to insure that the interrupt is rec-
ognized.
For more information on SCM68000 interrupts, see the application note A Discussion of
Interrupts for the MC68000 (AN1012).
4.3.2.2 UNINITIALIZED INTERRUPT. Under normal conditions, an interrupting device pro-
vides the SCM68000 with an interrupt vector number and asserts data transfer acknowledge
(DTACKB), or asserts autovector (AVECB), or bus error (BERRB) during an interrupt
acknowledge cycle by the SCM68000. If the interrupting M68000 Family peripheral has not
been initialized, it will provide the uninitialized interrupt vector number ($0F). This response
conforms to a uniform way to recover from a programming error.
4.3.2.3 SPURIOUS INTERRUPT. During the interrupt acknowledge cycle, if no device
responds by asserting DTACKB or AVECB, BERRB should be asserted to terminate the
vector acquisition. The SCM68000 separates the processing of this error from bus error by
forming a short format exception stack and fetching the spurious interrupt vector instead of
the bus error vector. The SCM68000 then proceeds with the usual exception processing.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EC103B | Sensitive SCRs |
| EC103B1 | Sensitive SCRs |
| EC103B2 | Sensitive SCRs |
| EC103B3 | Sensitive SCRs |
| EC103D175 | Thyristor Product Catalog |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EC0010-000 | 制造商:TE Connectivity 功能描述:EC0010-000 |
| EC001031 | 制造商:PHOENIX 制造商全稱:PHOENIX CONTACT 功能描述:Header, Nominal current: 12 A, Rated voltage (III/2): 320 V, Assembly: Soldering |
| EC001121 | 制造商:PHOENIX 制造商全稱:PHOENIX CONTACT 功能描述:Plug component, Nominal current: 12 A, Rated voltage (III/2): 320 V, Number of positions: 4, Pitch: 5mm, Connection method: Screw connection, Color: Black, Contact surface: Tin |
| EC001283 | 制造商:PHOENIX 制造商全稱:PHOENIX CONTACT 功能描述:Plug component, Nominal current: 12 A, Rated voltage (III/2): 320 V, Number of positions: 7, Pitch: 5.08 mm, Connection method: Solder/Slip-on connection, Color: green, Contact surface: Tin, Assembly: Direct mounting |
| EC0013-000 | 制造商:TE Connectivity 功能描述:EC0013-000 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。