參數(shù)資料
型號： EC000UM
英文描述： EC000 Core User＇s Manual (SCM68000)
中文描述： EC000核心用戶手冊（SCM68000）
文件頁數(shù)： 4/145頁
文件大?。?/td> 829K
代理商： EC000UM
Exception Processing
4-16
EC000 CORE PROCESSOR USER’S MANUAL
MOTOROLA
fetched as the initial program counter. Finally, instruction execution is started at the address
in the program counter. The initial program counter should point to the power-up/restart
code.
The RESET instruction does not cause a reset exception; it asserts the RESETOB signal to
reset external devices, which allows the software to reset the system to a known state and
continue processing with the next instruction.
4.3.1.1 RESET OPERATION. The SCM68000 has an input reset signal (RESETIB) and an
output reset signal (RESETOB). In many cases, these two signals are connected to form
just one bi-directional RESETB signal. One way of combining these signals using cells from
the Motorola standard cell library is illustrated in Figure 4-10. The SCM68000 and it’s exter-
nal circuitry can be reset in three ways: asserting RESETIB and HALTIB simultaneously,
asserting only RESETIB, and using the RESET instruction. The methods to reset the
SCM68000 and it’s external devices are described in the following paragraphs.
4.3.1.1.1 Reset Using RESETIB and HALTIB. For the initial reset, RESETIB and HALTIB
must be asserted by an external device for at least 132 clock periods. Resetting the
SCM68000 initializes the internal state. The SCM68000 reads the reset vector table entry
(address $00000) and loads the contents into the SSP. Next, the SCM68000 loads the con-
tents of address $00004 (vector table entry 1) into the program counter. Then the
SCM68000 initializes the status registers by setting the supervisor state, clearing the trace
mode bit, and setting the interrupt mask level to seven. No other register is affected by the
reset sequence. The internal circuitry may cause the SCM68000 to take up to four clock
periods to recognize that a reset is taking place. The timings for the intial reset operation are
shown in Figure 4-11.
Subsequent resets can be accomplished by asserting RESETIB and HALTIB simulta-
neously for ten or more clock periods.
4.3.1.1.2 Reset Instruction. The RESET instruction causes the SCM68000 to assert
RESETOB for 124 clock periods to reset the external devices of the system. The internal
state of the SCM68000 is not affected. Neither the status register nor any of the internal
Figure 4-10. Reset Circuit
RESETOB
RESETIB
INBUF
RESETB
IOPD
IOBUF
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
EC103B Sensitive SCRs
EC103B1 Sensitive SCRs
EC103B2 Sensitive SCRs
EC103B3 Sensitive SCRs
EC103D175 Thyristor Product Catalog
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EC0010-000 制造商:TE Connectivity 功能描述:EC0010-000
EC001031 制造商:PHOENIX 制造商全稱:PHOENIX CONTACT 功能描述:Header, Nominal current: 12 A, Rated voltage (III/2): 320 V, Assembly: Soldering
EC001121 制造商:PHOENIX 制造商全稱:PHOENIX CONTACT 功能描述:Plug component, Nominal current: 12 A, Rated voltage (III/2): 320 V, Number of positions: 4, Pitch: 5mm, Connection method: Screw connection, Color: Black, Contact surface: Tin
EC001283 制造商:PHOENIX 制造商全稱:PHOENIX CONTACT 功能描述:Plug component, Nominal current: 12 A, Rated voltage (III/2): 320 V, Number of positions: 7, Pitch: 5.08 mm, Connection method: Solder/Slip-on connection, Color: green, Contact surface: Tin, Assembly: Direct mounting
EC0013-000 制造商:TE Connectivity 功能描述:EC0013-000
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*