參數(shù)資料
型號(hào)： EC000UM
英文描述： EC000 Core User＇s Manual (SCM68000)
中文描述： EC000核心用戶手冊(cè)（SCM68000）
文件頁數(shù)： 73/145頁
文件大?。?/td> 829K
代理商： EC000UM
Signal Description
2-4
EC000 CORE PROCESSOR USER’S MANUAL
MOTOROLA
2.4.3 Upper and Lower Data Strobes (UDSB, LDSB), and Data Strobe
(DSB)
These active-low, three-state signals and RWB control the flow of data on the data bus.
Table 2-2 lists the combinations of these signals and the corresponding data on the bus.
When the RWB line is a logic high, the SCM68000 reads from the data bus. When the RWB
line is a logic low, the SCM68000 writes to the data bus. In the case of an 8-bit write in 16-
bit mode, the same data will be on both D7–D0 and D15–D8.
In 8-bit mode, UDSB is always forced high and only the LDSB signal and RWB are used to
control the flow of data on the data bus. Table 2-3 lists the combinations of these signals
and the corresponding data on the bus. When the RWB line is a logic high, the SCM68000
reads from the data bus. When the RWB line is a logic low, the SCM68000 drives the data
bus.
DSB is an active-low, three-state output signal that is asserted whenever LDSB or UDSB is
asserted.
2.4.4 Data Transfer Acknowledge (DTACKB)
This active-low input indicates the completion of the data transfer. When the SCM68000 rec-
ognizes DTACKB during a read cycle, data is latched and the bus cycle is terminated. When
DTACKB is recognized during a write cycle, the data bus enters a high-impedance state and
the bus cycle is terminated.
2.4.5 Data Transfer Size (SIZ1–SIZ0)
These active-high, three-state output signals provide information on the size of the operand
transfer. These outputs indicate the number of bytes to be transferred in the current bus
cycle. Table 2-4 indicates the size signal encoding.
Table 2-2. Upper and Lower Data Strobe Control of Data Bus
UDSB
LDSB
RWB
D15–D8
D7–D0
High
—
No Valid Data
Low
High
Valid Data Bits 15–8
Valid Data Bits 7–0
High
Low
High
No Valid Data
Valid Data Bits 7–0
Low
High
Valid Data Bits 15–8
No Valid Data
Low
Valid Data Bits 15-8
Valid Data Bits 7–0
High
Low
Valid Data Bits 7–0
Low
High
Low
Valid Data Bits 15–8
Table 2-3. Lower Data Strobe Control of Data Bus
LDSB
RWB
Data Bus Operation
High
—
No Valid Data
Low
High
Read Cycle
Low
Write Cycle
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
EC103B Sensitive SCRs
EC103B1 Sensitive SCRs
EC103B2 Sensitive SCRs
EC103B3 Sensitive SCRs
EC103D175 Thyristor Product Catalog
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EC0010-000 制造商:TE Connectivity 功能描述:EC0010-000
EC001031 制造商:PHOENIX 制造商全稱:PHOENIX CONTACT 功能描述:Header, Nominal current: 12 A, Rated voltage (III/2): 320 V, Assembly: Soldering
EC001121 制造商:PHOENIX 制造商全稱:PHOENIX CONTACT 功能描述:Plug component, Nominal current: 12 A, Rated voltage (III/2): 320 V, Number of positions: 4, Pitch: 5mm, Connection method: Screw connection, Color: Black, Contact surface: Tin
EC001283 制造商:PHOENIX 制造商全稱:PHOENIX CONTACT 功能描述:Plug component, Nominal current: 12 A, Rated voltage (III/2): 320 V, Number of positions: 7, Pitch: 5.08 mm, Connection method: Solder/Slip-on connection, Color: green, Contact surface: Tin, Assembly: Direct mounting
EC0013-000 制造商:TE Connectivity 功能描述:EC0013-000
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*